

Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Obsolete
Core Processor	-
Core Size	-
Speed	-
Connectivity	-
Peripherals	-
Number of I/O	-
Program Memory Size	-
Program Memory Type	-
EEPROM Size	-
RAM Size	-
Voltage - Supply (Vcc/Vdd)	-
Data Converters	-
Oscillator Type	-
Operating Temperature	-
Mounting Type	-
Package / Case	-
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/upd78f9212fh-2a2-e1-a

MOS INTEGRATED CIRCUIT

μ PD78F9210FH, 78F9211FH, 78F9212FH

8-BIT SINGLE-CHIP MICROCONTROLLER

The μ 78F9210FH, 78F9211FH, and 78F9212FH are products of the 78K0S/KY1+ in the 78K/0S series.

These microcontrollers feature Single-voltage and Self-programming Flash memory and peripherals that is suitable for your application.

The functions of these microcontrollers are described in the following user's manuals. Refer to these manuals when designing a system based on any of these microcontrollers.

78K0S/KY1+ User's Manual	: U16994E
78K/0S Series User's Manual, Instruction	: U11047E

FEATURES

- 78K/0S CPU core, 8-bit CISC architecture
- ROM and RAM capacities

Item Product name	Program memory (Flash EEPROM)	Data memory (High-speed RAM)
μ PD78F9210FH	1 Kbytes	128 bytes
μ PD78F9211FH	2 Kbytes	128 bytes
μ PD78F9212FH	4 Kbytes	128 bytes

- Minimum instruction execution time
Minimum instruction execution time selectable from high speed (0.2 μ s) to low speed (3.2 μ s) (with CPU clock of 10 MHz)
- System clock
High-speed internal oscillator: 8 MHz (TYP.)
Ceramic/crystal oscillator: 1 MHz to 10 MHz
- WDT clock
Low-speed internal oscillator: 240 kHz (TYP.)
- Interrupt
External: 2 sources Internal: 5 sources
- I/O port: 14
CMOS I/O: 13
CMOS Input: 1
- On-chip A/D Converter
10-bit resolution A/D converter: 4 ch (2.7 to 5.5 V)
- Timer/Counter
16-bit Timer: 1 ch
8-bit Timer: 1 ch
- Watchdog Timer: 1 ch
- Operation Voltage: 2.0 V to 5.5 V
- Package: 16-pin WLCSP (1.93 x 2.24 x thickness of 0.4 mm, 0.5 mm pitch)

APPLICATION FIELDS

Household electrical appliances, Toys, Mobile device

The information contained in this document is being issued in advance of the production cycle for the product. The parameters for the product may change before final production or NEC Electronics Corporation, at its own discretion, may withdraw the product prior to its production. Not all products and/or types are available in every country. Please check with an NEC Electronics sales representative for availability and additional information.

OVERVIEW OF FUNCTIONS

Item		μPD78F9210FH	μPD78F9211FH	μPD78F9212FH
Internal memory	Flash memory	1 KB	2 KB	4 KB
	High-speed RAM ^{Note 1}	128 bytes		
Memory space		64 KB		
X1 input clock (oscillation frequency)		Crystal/ceramic oscillation, external system clock input 10 MHz: V _{DD} = 2.0 to 5.5 V		
Internal oscillation clock	High-speed	Internal oscillation: 8 MHz (TYP.)		
	Low-speed	Internal oscillation: 240 kHz (TYP.)		
General-purpose registers		8 bits × 8 registers		
Instruction execution time		0.2 μs/0.4 μs/0.8 μs/1.6 μs/3.2 μs/ (X1 input clock: @ f _x = 10 MHz operation)		
I/O ports		Total: 14		
		CMOS I/O: 13		
		CMOS Input 1		
Timers		<ul style="list-style-type: none"> • 16-bit timer/event counter: 1 channel • 8-bit timer(Timer H1): 1 channel • Watchdog timer: 1 channel 		
	Timer outputs	2 (PWM output: 1)		
A/D converter		10-bit resolution × 4 channels		
Vectored interrupt sources	External	2		
	Internal	5		
Reset		<ul style="list-style-type: none"> • Reset using RESET pin • Internal reset by watchdog timer • Internal reset by power-on-clear • Internal reset by low-voltage detector 		
Power supply voltage		V _{DD} = 2.0 to 5.5 V ^{Note}		
Operating ambient temperature		T _A = -40 to +85°C		
Package		16-pin WLCSP		

Note Use this product in a voltage range of 2.2 to 5.5 V because the detection voltage (V_{POC}) of the power-on-clear(POC) circuit is 2.1 V ±0.1 V.

3. PIN FUNCTIONS


3.1 Port Pins

Pin Name	I/O	Function		After Reset	Alternate-Function Pin
P20	I/O	Port 2. 4-bit I/O port. Can be set to input or output mode in 1-bit units. An on-chip pull-up resistor can be connected by setting software.		Input	ANI0/TI000/TOH1
P21					ANI1/TI010/ TO00/INTP0
P22 ^{Note}					X2/ANI2 ^{Note}
P23 ^{Note}					X1/ANI3 ^{Note}
P32	I/O	Port 3	Can be set to input or output mode in 1-bit units. An on-chip pull-up resistor can be connected by setting software.	Input	INTP1
P34 ^{Note}	Input		Input only	Input	RESET ^{Note}
P40 to P47	I/O	Port 4. 8-bit I/O port. Can be set to input or output mode in 1-bit units. An on-chip pull-up resistor can be connected by setting software.		Input	—

Note For the setting method for pin functions, see 5. **OPTION BYTE**.

Caution The P22/X2/ANI2 and P23/X1/ANI3 pins are pulled down during reset.

Figure 3-1. Pin Input/Output Circuits




4. MEMORY SPACE

4.1 Memory Space

Products in the μ PD78F9210FH, 78F9211FH, and 78F9212FH can access up to 64 Kbytes of memory space.


Figures 4-1 to 4-3 show the memory maps.

Figure 4-1. Memory Map (μ PD78F9210FH)




Remark The option byte and protect byte are 1 byte each.

Figure 4-2. Memory Map (μPD78F9211FH)



Remark The option byte and protect byte are 1 byte each.

Figure 4-3. Memory Map (μ PD78F9212FH)

Remark The option byte and protect byte are 1 byte each.

4.2 Memory Configuration

The 1/2/4 KB internal flash memory area is divided into 4/8/16 blocks and can be programmed/erased in block units. All the blocks can also be erased at once, by using a dedicated flash programmer.

Figure 4-4. Flash Memory Mapping




Figure 5-2. Format of Option Byte (2/2)

LIOCP	Low-speed internal oscillates
1	Cannot be stopped (oscillation does not stop even if 1 is written to the LSRSTOP bit)
0	Can be stopped by software (oscillation stops when 1 is written to the LSRSTOP bit)

- Cautions**
1. If it is selected that low-speed internal oscillator cannot be stopped, the count clock to the watchdog timer (WDT) is fixed to low-speed internal oscillation clock.
 2. If it is selected that low-speed internal oscillator can be stopped by software, supply of the count clock to WDT is stopped in the HALT/STOP mode, regardless of the setting of bit 0 (LSRSTOP) of the low-speed internal oscillation mode register (LSRCM). Similarly, clock supply is also stopped when a clock other than the low-speed internal oscillation clock is selected as a count clock to WDT.
While the low-speed internal oscillator is operating (LSRSTOP = 0), the clock can be supplied to the 8-bit timer H1 even in the STOP mode.

- Remarks**
1. (): $f_x = 10 \text{ MHz}$
 2. For the oscillation stabilization time of the resonator, refer to the characteristics of the resonator to be used.
 3. An example of software coding for setting the option bytes is shown below.

```
OPB CSEG AT 0080H
DB 10010001B
```

 - ; Set to option byte
 - ; Low-speed internal oscillator cannot be stopped
 - ; The system clock is a crystal or ceramic resonator.
 - ; The RESET pin is used as an input-only port pin (P34).
 - ; Minimum oscillation stabilization time ($2^{10}/f_x$)
 4. For details on the timing at which the option byte is referenced, see the chapter of the reset function **78K0S/KY1+ User's Manual (U16994E)**

6. SOURCE CLOCK OF EACH TIMER

(1) Count clock selection by 16-bit timer/event counter 00 (TM00)

f_{XP} (10 MHz)
 $f_{XP}/22$ (2.5 MHz)
 $f_{XP}/28$ (39.06 kHz)
 TI000 pin valid edge^{Note}

Note The external clock requires a pulse longer than two cycles of the internal count clock (f_{XP}).

Remarks 1. f_{XP} : Oscillation frequency of clock supplied to peripheral hardware
 2. (): $f_{XP} = 10$ MHz

(2) Count clock selection by 8-bit timer/event counter H1 (TMH1)

f_{XP} (10 MHz)
 $f_{XP}/22$ (2.5 MHz)
 $f_{XP}/24$ (625 kHz)
 $f_{XP}/26$ (156.25 kHz)
 $f_{XP}/212$ (2.44 kHz)
 $f_{RL}/27$ (1.88 kHz (TYP.))

Remarks 1. f_{XP} : Oscillation frequency of clock to peripheral hardware
 2. f_{RL} : Low-speed internal oscillation clock oscillation frequency
 3. Figures in parentheses apply to operation at $f_{XP} = 10$ MHz, $f_{RL} = 240$ kHz (TYP.).

(3) Overflow time setting by watchdog timer

Overflow time setting	
During Low-Speed Internal oscillation Clock Operation	During System Clock Operation
$2^{11}/f_{RL}$ (4.27 ms)	$2^{13}/f_X$ (819.2 μs)
$2^{12}/f_{RL}$ (8.53 ms)	$2^{14}/f_X$ (1.64 ms)
$2^{13}/f_{RL}$ (17.07 ms)	$2^{15}/f_X$ (3.28 ms)
$2^{14}/f_{RL}$ (34.13 ms)	$2^{16}/f_X$ (6.55 ms)
$2^{15}/f_{RL}$ (68.27 ms)	$2^{17}/f_X$ (13.11 ms)
$2^{16}/f_{RL}$ (136.53 ms)	$2^{18}/f_X$ (26.21 ms)
$2^{17}/f_{RL}$ (273.07 ms)	$2^{19}/f_X$ (52.43 ms)
$2^{18}/f_{RL}$ (546.13 ms)	$2^{20}/f_X$ (104.86 ms)

Remarks 1. f_{RL} : Low-speed internal oscillation clock oscillation frequency
 2. f_X : System clock oscillation frequency
 3. Figures in parentheses apply to operation at $f_{RL} = 480$ kHz (MAX.), $f_X = 10$ MHz.

7. ELECTRICAL SPECIFICATIONS (TARGET VALUES)

Caution These specifications show target values, which may change after device evaluation. The operating voltage range may also change.

Absolute Maximum Ratings ($T_A = 25^\circ\text{C}$)

Parameter	Symbol	Conditions	Ratings	Unit
Supply voltage	V_{DD}		-0.3 to +6.5	V
	V_{SS}		-0.3 to +0.3	V
Input voltage	V_I	P20 to P23, P32, P34, P40 to P47	-0.3 to $V_{DD} + 0.3^{\text{Note}}$	V
Output voltage	V_O		-0.3 to $V_{DD} + 0.3^{\text{Note}}$	V
Analog input voltage	V_{AN}		-0.3 to $V_{DD} + 0.3^{\text{Note}}$	V
Output current, high	I_{OH}	Per pin	-10.0	mA
		Total of P20 to P23, P32, P40 to P47	-44.0	mA
Output current, low	I_{OL}	Per pin	20.0	mA
		Total of P20 to P23, P32, P40 to P47	44.0	mA
Operating ambient temperature	T_A	In normal operation mode	-40 to +85	$^\circ\text{C}$
		During flash memory programming		$^\circ\text{C}$
Storage temperature	T_{stg}	Flash memory blank status	-65 to +150	$^\circ\text{C}$
		Flash memory programming already performed	-40 to +125	$^\circ\text{C}$

Note Must be 6.5 V or lower

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of port pins.

DC Characteristics ($T_A = -40$ to $+85^\circ\text{C}$, $V_{DD} = 2.0$ to $5.5\text{ V}^{\text{Note}}$, $V_{SS} = 0\text{ V}$) (1/2)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Output current, high	I_{OH}	Per pin	$2.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$			-5	mA
		Total of all pins	$4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$			-25	mA
			$2.0\text{ V} \leq V_{DD} < 4.0\text{ V}$			-15	mA
Output current, low	I_{OL}	Per pin	$2.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$			10	mA
		Total of all pins	$4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$			30	mA
			$2.0\text{ V} \leq V_{DD} < 4.0\text{ V}$			15	mA
Input voltage, high	V_{IH1}	P23 in external clock mode and pins other than P20 and P21		$0.8V_{DD}$		V_{DD}	V
	V_{IH2}	P23 in other than external clock mode, P20 and P21		$0.7V_{DD}$		V_{DD}	V
Input voltage, low	V_{IL1}	P23 in external clock mode and pins other than P20 and P21		0		$0.2V_{DD}$	V
	V_{IL2}	P23 in other than external clock mode, P20 and P21		0		$0.3V_{DD}$	V
Output voltage, high	V_{OH}	Total of output pins $I_{OH} = -15\text{ mA}$	$4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ $I_{OH} = -5\text{ mA}$	$V_{DD} - 1.0$			V
		$I_{OH} = -100\text{ }\mu\text{A}$	$2.0\text{ V} \leq V_{DD} < 4.0\text{ V}$	$V_{DD} - 0.5$			V
Output voltage, low	V_{OL}	Total of output pins $I_{OL} = 30\text{ mA}$	$4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ $I_{OL} = 10\text{ mA}$			1.3	V
		$2.0\text{ V} \leq V_{DD} < 4.0\text{ V}$ $I_{OL} = 400\text{ }\mu\text{A}$				0.4	V
Input leakage current, high	I_{LIH}	$V_I = V_{DD}$	Pins other than X1			3	μA
Input leakage current, low	I_{LIL}	$V_I = 0\text{ V}$	Pins other than X1			-3	μA
Output leakage current, high	I_{LOH}	$V_O = V_{DD}$	Pins other than X2			3	μA
Output leakage current, low	I_{LOL}	$V_O = 0\text{ V}$	Pins other than X2			-3	μA
Pull-up resistance value	R_{PU}	$V_I = 0\text{ V}$		10	30	100	$\text{k}\Omega$
Pull-down resistance value	R_{PD}	P22, P23, reset status		10	30	100	$\text{k}\Omega$

Note Use this product in a voltage range of 2.2 to 5.5 V because the detection voltage (V_{POC}) of the power-on clear (POC) circuit is $2.1\text{ V} \pm 0.1\text{ V}$.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of port pins.

DC Characteristics (T_A = -40 to +85°C, V_{DD} = 2.0 to 5.5 V^{Note 1}, V_{SS} = 0 V) (2/2)

Parameter	Symbol	Conditions			MIN.	TYP.	MAX.	Unit
Supply current ^{Note 2}	I _{DD1} ^{Note 3}	Crystal/ceramic oscillation, external clock input oscillation operating mode ^{Note 6}	f _X = 10 MHz V _{DD} = 5.0 V ±10% ^{Note 4}	When A/D converter is stopped		6.1	12.2	mA
				When A/D converter is operating		7.6	15.2	
			f _X = 6 MHz V _{DD} = 5.0 V ±10% ^{Note 4}	When A/D converter is stopped		5.5	11.0	mA
				When A/D converter is operating			14.0	
			f _X = 5 MHz V _{DD} = 3.0 V ±10% ^{Note 5}	When A/D converter is stopped		3.0	6.0	mA
				When A/D converter is operating		4.5	9.0	
	I _{DD2}	Crystal/ceramic oscillation, external clock input HALT mode ^{Note 6}	f _X = 10 MHz V _{DD} = 5.0 V ±10% ^{Note 4}	When peripheral functions are stopped		1.7	3.8	mA
				When peripheral functions are operating			6.7	
			f _X = 6 MHz V _{DD} = 5.0 V ±10% ^{Note 4}	When peripheral functions are stopped		1.3	3.0	mA
				When peripheral functions are operating			6.0	
			f _X = 5 MHz V _{DD} = 3.0 V ±10% ^{Note 5}	When peripheral functions are stopped		0.48	1	mA
				When peripheral functions are operating			2.1	
	I _{DD3} ^{Note 3}	High-speed internal oscillation operating mode ^{Note 7}	f _X = 8 MHz V _{DD} = 5.0 V ±10% ^{Note 4}	When A/D converter is stopped		5.0	10.0	mA
				When A/D converter is operating		6.5	13.0	
	I _{DD4}	High-speed internal oscillation HALT mode ^{Note 7}	f _X = 8 MHz V _{DD} = 5.0 V ±10% ^{Note 4}	When peripheral functions are stopped		1.4	3.2	mA
				When peripheral functions are operating			5.9	
	I _{DD5}	STOP mode	V _{DD} = 5.0 V ±10%	When low-speed internal oscillation is stopped		3.5	35.5	μA
				When low-speed internal oscillation is operating		17.5	63.5	
			V _{DD} = 3.0 V ±10%	When low-speed internal oscillation is stopped		3.5	15.5	μA
				When low-speed internal oscillation is operating		11.0	30.5	

- Notes**
1. Use this product in a voltage range of 2.2 to 5.5 V because the detection voltage (V_{POC}) of the power-on clear (POC) circuit is 2.1 V ±0.1 V.
 2. Total current flowing through the internal power supply (V_{DD}). However, the current that flows through the pull-up resistors of ports is not included.
 3. I_{DD1} and I_{DD3} include peripheral operation current.
 4. When the processor clock control register (PCC) is set to 00H.
 5. When the processor clock control register (PCC) is set to 02H.
 6. When crystal/ceramic oscillation clock, external clock input is selected as the system clock source using the option byte.
 7. When high-speed internal oscillation clock is selected as the system clock source using the option byte.

AC Characteristics


Basic operation ($T_A = -40$ to $+85^\circ\text{C}$, $V_{DD} = 2.0$ to 5.5 V ^{Note 1}, $V_{SS} = 0\text{ V}$)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Cycle time (minimum instruction execution time)	T_{CY}	Crystal/ceramic oscillation clock, external clock input	$4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$	0.2		16 μs
			$3.0\text{ V} \leq V_{DD} < 4.0\text{ V}$	0.33		16 μs
			$2.7\text{ V} \leq V_{DD} < 3.0\text{ V}$	0.4		16 μs
			$2.0\text{ V} \leq V_{DD} < 2.7\text{ V}$	1		16 μs
		High-speed internal oscillation clock	$4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$	0.23		4.22 μs
			$2.7\text{ V} \leq V_{DD} < 4.0\text{ V}$	0.47		4.22 μs
			$2.0\text{ V} \leq V_{DD} < 2.7\text{ V}$	0.95		4.22 μs
TI000/TI010 input high-level width, low-level width	t_{TIH} , t_{TIL}	$4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$	$2/f_{sam} + 0.1$ ^{Note 2}			μs
		$2.0\text{ V} \leq V_{DD} < 4.0\text{ V}$	$2/f_{sam} + 0.2$ ^{Note 2}			μs
Interrupt input high-level width, low-level width	t_{INTH} , t_{INTL}		1			μs
$\overline{\text{RESET}}$ input low-level width	t_{RSL}		2			μs


Notes 1. Use this product in a voltage range of 2.2 to 5.5 V because the detection voltage (V_{POC}) of the power-on clear (POC) circuit is $2.1\text{ V} \pm 0.1\text{ V}$.

- 2.** Selection of $f_{sam} = f_{XP}$, $f_{XP}/4$, or $f_{XP}/256$ is possible using bits 0 and 1 (PRM000, PRM001) of prescaler mode register 00 (PRM00). Note that when selecting the TI000/TI010 valid edge as the count clock, $f_{sam} = f_{XP}$.


AC Timing Test Points (Excluding X1 Input)




Clock Timing




TI000 Timing



Interrupt Input Timing



RESET Input Timing




POC Circuit Characteristics ($T_A = -40$ to $+85^\circ\text{C}$)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection voltage	V_{POC}		2.0	2.1	2.2	V
Power supply rise time	t_{PTH}	$V_{DD}: 0\text{ V} \rightarrow 2.1\text{ V}$	1.5			μs
Response delay time 1 ^{Note 1}	t_{PTHD}	When power supply rises, after reaching detection voltage (MAX.)			3.0	ms
Response delay time 2 ^{Note 2}	t_{PD}	When power supply falls			1.0	ms
Minimum pulse width	t_{PW}		0.2			ms

Notes 1. Time required from voltage detection to internal reset release.


2. Time required from voltage detection to internal reset signal generation.

POC Circuit Timing



8. PACKAGE DRAWING (PRELIMINARY)

16-PIN FBGA (WAFER LEVEL CSP) (1.93x2.24)



(UNIT:mm)

ITEM	DIMENSIONS
D	2.24
E	1.93
v	0.15
w	0.20
A	0.48±0.04
A1	0.08±0.02
A2	0.40
e	0.50
SD	0.25
SE	0.25
b	0.25±0.05
x	0.05
y	0.08
y1	0.20
ZD	0.37
ZE	0.215

P16FH-50-2A2

© NEC Electronics Corporation 2005

APPENDIX A. RELATED DOCUMENTS

The related document indicated in this publication may include preliminary versions. However, preliminary versions are not marked as such.

Documents Related to Devices

Document Name	Document No.
μPD78F9210FH, 78F9211FH, 78F9212FH Preliminary Product Information	This manual
78K0S/KY1+ User's Manual	U16994E
78K/0S Series Instructions User's Manual	U12326E

Documents Related to Development Tools (Software) (User's Manuals)

Document Name	Document No.
RA78K0S Ver. 1.50 Assembler Package	Operation
	Language
	Structured Assembly Language
CC78K0S Ver. 1.60 C Compiler	Operation
	Language
SM+ System Simulator	Operation
	External Part User Open Interface Specifications
ID78K0S-QB Ver. 2.81 Integrated Debugger	Operation
PM+ Ver. 5.20	U16934E

Documents Related to Development Tools (Hardware) (User's Manuals)

Document Name	Document No.
IE-78K0S-NS In-Circuit Emulator	U13549E
IE-78K0S-NS-A In-Circuit Emulator	U15207E
QB-78K0SKX1H In-Circuit Emulator	U17272E

Documents Related to Flash Memory Programming

Document Name	Document No.
PG-FP4 Flash Memory Programmer User's Manual	U15260E
PG-FPL2 Flash Memory Programmer User's Manual	U17307E

Caution The related documents listed above are subject to change without notice. Be sure to use the latest version of each document when designing.

NOTES FOR CMOS DEVICES

① VOLTAGE APPLICATION WAVEFORM AT INPUT PIN

Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between V_{IL} (MAX) and V_{IH} (MIN) due to noise, etc., the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between V_{IL} (MAX) and V_{IH} (MIN).

② HANDLING OF UNUSED INPUT PINS

Unconnected CMOS device inputs can be cause of malfunction. If an input pin is unconnected, it is possible that an internal input level may be generated due to noise, etc., causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using pull-up or pull-down circuitry. Each unused pin should be connected to V_{DD} or GND via a resistor if there is a possibility that it will be an output pin. All handling related to unused pins must be judged separately for each device and according to related specifications governing the device.

③ PRECAUTION AGAINST ESD

A strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it when it has occurred. Environmental control must be adequate. When it is dry, a humidifier should be used. It is recommended to avoid using insulators that easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors should be grounded. The operator should be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with mounted semiconductor devices.

④ STATUS BEFORE INITIALIZATION

Power-on does not necessarily define the initial status of a MOS device. Immediately after the power source is turned ON, devices with reset functions have not yet been initialized. Hence, power-on does not guarantee output pin levels, I/O settings or contents of registers. A device is not initialized until the reset signal is received. A reset operation must be executed immediately after power-on for devices with reset functions.

⑤ POWER ON/OFF SEQUENCE

In the case of a device that uses different power supplies for the internal operation and external interface, as a rule, switch on the external power supply after switching on the internal power supply. When switching the power supply off, as a rule, switch off the external power supply and then the internal power supply. Use of the reverse power on/off sequences may result in the application of an overvoltage to the internal elements of the device, causing malfunction and degradation of internal elements due to the passage of an abnormal current.

The correct power on/off sequence must be judged separately for each device and according to related specifications governing the device.

⑥ INPUT OF SIGNAL DURING POWER OFF STATE

Do not input signals or an I/O pull-up power supply while the device is not powered. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Input of signals during the power off state must be judged separately for each device and according to related specifications governing the device.

*For further information,
please contact:*

NEC Electronics Corporation
1753, Shimonumabe, Nakahara-ku,
Kawasaki, Kanagawa 211-8668,
Japan
Tel: 044-435-5111
<http://www.necel.com/>

[America]

NEC Electronics America, Inc.
2880 Scott Blvd.
Santa Clara, CA 95050-2554, U.S.A.
Tel: 408-588-6000
800-366-9782
<http://www.am.necel.com/>

[Europe]

NEC Electronics (Europe) GmbH
Arcadiastrasse 10
40472 Düsseldorf, Germany
Tel: 0211-65030
<http://www.eu.necel.com/>

Hanover Office
Podbielskistrasse 164
30177 Hannover
Tel: 0 511 33 40 2-0

Munich Office
Werner-Eckert-Strasse 9
81829 München
Tel: 0 89 92 10 03-0

Stuttgart Office
Industriestrasse 3
70565 Stuttgart
Tel: 0 711 99 01 0-0

United Kingdom Branch
Cygnus House, Sunrise Parkway
Linford Wood, Milton Keynes
MK14 6NP, U.K.
Tel: 01908-691-133

Succursale Française
9, rue Paul Dautier, B.P. 52180
78142 Velizy-Villacoublay Cédex
France
Tel: 01-3067-5800

Sucursal en España
Juan Esplandiu, 15
28007 Madrid, Spain
Tel: 091-504-2787

Tyskland Filial
Täby Centrum
Entrance S (7th floor)
18322 Täby, Sweden
Tel: 08 638 72 00

Filiale Italiana
Via Fabio Filzi, 25/A
20124 Milano, Italy
Tel: 02-667541

Branch The Netherlands
Limburglaan 5
5616 HR Eindhoven
The Netherlands
Tel: 040 265 40 10

[Asia & Oceania]

NEC Electronics (China) Co., Ltd
7th Floor, Quantum Plaza, No. 27 ZhiChunLu Haidian
District, Beijing 100083, P.R.China
TEL: 010-8235-1155
<http://www.cn.necel.com/>

NEC Electronics Shanghai Ltd.
Room 2509-2510, Bank of China Tower,
200 Yincheng Road Central,
Pudong New Area, Shanghai P.R. China P.C:200120
Tel: 021-5888-5400
<http://www.cn.necel.com/>

NEC Electronics Hong Kong Ltd.
12/F., Cityplaza 4,
12 Taikoo Wan Road, Hong Kong
Tel: 2886-9318
<http://www.hk.necel.com/>

Seoul Branch
11F., Samik Lavied'or Bldg., 720-2,
Yeoksam-Dong, Kangnam-Ku,
Seoul, 135-080, Korea
Tel: 02-558-3737

NEC Electronics Taiwan Ltd.
7F, No. 363 Fu Shing North Road
Taipei, Taiwan, R. O. C.
Tel: 02-2719-2377

NEC Electronics Singapore Pte. Ltd.
238A Thomson Road,
#12-08 Novena Square,
Singapore 307684
Tel: 6253-8311
<http://www.sg.necel.com/>