



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.


### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                                                               |
|----------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Discontinued at Digi-Key                                                                                                                                      |
| Core Processor             | ARM® Cortex®-M3                                                                                                                                               |
| Core Size                  | 32-Bit Single-Core                                                                                                                                            |
| Speed                      | 48MHz                                                                                                                                                         |
| Connectivity               | I <sup>2</sup> C, IrDA, SmartCard, SPI, UART/USART                                                                                                            |
| Peripherals                | Brown-out Detect/Reset, DMA, LCD, POR, PWM, WDT                                                                                                               |
| Number of I/O              | 56                                                                                                                                                            |
| Program Memory Size        | 1MB (1M x 8)                                                                                                                                                  |
| Program Memory Type        | FLASH                                                                                                                                                         |
| EEPROM Size                | -                                                                                                                                                             |
| RAM Size                   | 128K x 8                                                                                                                                                      |
| Voltage - Supply (Vcc/Vdd) | 1.85V ~ 3.8V                                                                                                                                                  |
| Data Converters            | A/D 8x12b; D/A 2x12b                                                                                                                                          |
| Oscillator Type            | Internal                                                                                                                                                      |
| Operating Temperature      | -40°C ~ 85°C (TA)                                                                                                                                             |
| Mounting Type              | Surface Mount                                                                                                                                                 |
| Package / Case             | 64-VFQFN Exposed Pad                                                                                                                                          |
| Supplier Device Package    | 64-QFN (9x9)                                                                                                                                                  |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/silicon-labs/efm32gg840f1024-qfn64">https://www.e-xfl.com/product-detail/silicon-labs/efm32gg840f1024-qfn64</a> |

### 3.4.3 EM4 Current Consumption

Figure 3.3. EM4 current consumption.



## 3.5 Transition between Energy Modes

The transition times are measured from the trigger to the first clock edge in the CPU.

Table 3.4. Energy Modes Transitions


| Symbol     | Parameter                       | Min | Typ | Max | Unit               |
|------------|---------------------------------|-----|-----|-----|--------------------|
| $t_{EM10}$ | Transition time from EM1 to EM0 |     | 0   |     | HF-CORE-CLK cycles |
| $t_{EM20}$ | Transition time from EM2 to EM0 |     | 2   |     | $\mu$ s            |
| $t_{EM30}$ | Transition time from EM3 to EM0 |     | 2   |     | $\mu$ s            |
| $t_{EM40}$ | Transition time from EM4 to EM0 |     | 163 |     | $\mu$ s            |

## 3.6 Power Management


The EFM32GG requires the AVDD\_x, VDD\_DREG and IOVDD\_x pins to be connected together (with optional filter) at the PCB level. For practical schematic recommendations, please see the application note, "AN0002 EFM32 Hardware Design Considerations".

| Symbol         | Parameter                                                            | Condition                                                                    | Min          | Typ       | Max          | Unit |
|----------------|----------------------------------------------------------------------|------------------------------------------------------------------------------|--------------|-----------|--------------|------|
|                |                                                                      | Sinking 20 mA, $V_{DD}=3.0$ V,<br>GPIO_Px_CTRL DRIVEMODE<br>= HIGH           |              |           | $0.20V_{DD}$ | V    |
| $I_{IOLEAK}$   | Input leakage current                                                | High Impedance IO connected<br>to GROUND or $V_{DD}$                         |              | $\pm 0.1$ | $\pm 40$     | nA   |
| $R_{PU}$       | I/O pin pull-up resistor                                             |                                                                              |              | 40        |              | kOhm |
| $R_{PD}$       | I/O pin pull-down resistor                                           |                                                                              |              | 40        |              | kOhm |
| $R_{IOESD}$    | Internal ESD series resistor                                         |                                                                              |              | 200       |              | Ohm  |
| $t_{IOGLITCH}$ | Pulse width of pulses to be removed by the glitch suppression filter |                                                                              | 10           |           | 50           | ns   |
| $t_{IOOF}$     | Output fall time                                                     | GPIO_Px_CTRL DRIVEMODE<br>= LOWEST and load capacitance<br>$C_L=12.5-25$ pF. | $20+0.1C_L$  |           | 250          | ns   |
|                |                                                                      | GPIO_Px_CTRL DRIVEMODE<br>= LOW and load capacitance<br>$C_L=350-600$ pF     | $20+0.1C_L$  |           | 250          | ns   |
| $V_{IOHYST}$   | I/O pin hysteresis<br>( $V_{IOTHR+} - V_{IOTHR-}$ )                  | $V_{DD} = 1.98 - 3.8$ V                                                      | $0.10V_{DD}$ |           |              | V    |


Figure 3.6. Typical Low-Level Output Current, 3V Supply Voltage




GPIO\_Px\_CTRL DRIVEMODE = LOWEST



GPIO\_Px\_CTRL DRIVEMODE = LOW




GPIO\_Px\_CTRL DRIVEMODE = STANDARD




GPIO\_Px\_CTRL DRIVEMODE = HIGH


Figure 3.8. Typical Low-Level Output Current, 3.8V Supply Voltage




GPIO\_Px\_CTRL DRIVEMODE = LOWEST






GPIO\_Px\_CTRL DRIVEMODE = LOW



GPIO\_Px\_CTRL DRIVEMODE = STANDARD



GPIO\_Px\_CTRL DRIVEMODE = HIGH

**Figure 3.13. Calibrated HFRCO 11 MHz Band Frequency vs Supply Voltage and Temperature****Figure 3.14. Calibrated HFRCO 14 MHz Band Frequency vs Supply Voltage and Temperature****Figure 3.15. Calibrated HFRCO 21 MHz Band Frequency vs Supply Voltage and Temperature**

| Symbol                  | Parameter                                                            | Condition                                                       | Min | Typ | Max | Unit           |
|-------------------------|----------------------------------------------------------------------|-----------------------------------------------------------------|-----|-----|-----|----------------|
| C <sub>ADCIN</sub>      | Input capacitance                                                    |                                                                 |     | 2   |     | pF             |
| R <sub>ADCIN</sub>      | Input ON resistance                                                  |                                                                 | 1   |     |     | MOhm           |
| R <sub>ADCFILT</sub>    | Input RC filter resistance                                           |                                                                 |     | 10  |     | kOhm           |
| C <sub>ADCFILT</sub>    | Input RC filter/de-coupling capacitance                              |                                                                 |     | 250 |     | fF             |
| f <sub>ADCCLK</sub>     | ADC Clock Frequency                                                  |                                                                 |     |     | 13  | MHz            |
| t <sub>ADCCONV</sub>    | Conversion time                                                      | 6 bit                                                           | 7   |     |     | ADC-CLK Cycles |
|                         |                                                                      | 8 bit                                                           | 11  |     |     | ADC-CLK Cycles |
|                         |                                                                      | 12 bit                                                          | 13  |     |     | ADC-CLK Cycles |
| t <sub>ADCACQ</sub>     | Acquisition time                                                     | Programmable                                                    | 1   |     | 256 | ADC-CLK Cycles |
| t <sub>ADCACQVDD3</sub> | Required acquisition time for VDD/3 reference                        |                                                                 | 2   |     |     | μs             |
| t <sub>ADCSTART</sub>   | Startup time of reference generator and ADC core in NORMAL mode      |                                                                 |     | 5   |     | μs             |
|                         | Startup time of reference generator and ADC core in KEEPADCWARM mode |                                                                 |     | 1   |     | μs             |
| SNR <sub>ADC</sub>      | Signal to Noise Ratio (SNR)                                          | 1 MSamples/s, 12 bit, single ended, internal 1.25V reference    |     | 59  |     | dB             |
|                         |                                                                      | 1 MSamples/s, 12 bit, single ended, internal 2.5V reference     |     | 63  |     | dB             |
|                         |                                                                      | 1 MSamples/s, 12 bit, single ended, V <sub>DD</sub> reference   |     | 65  |     | dB             |
|                         |                                                                      | 1 MSamples/s, 12 bit, differential, internal 1.25V reference    |     | 60  |     | dB             |
|                         |                                                                      | 1 MSamples/s, 12 bit, differential, internal 2.5V reference     |     | 65  |     | dB             |
|                         |                                                                      | 1 MSamples/s, 12 bit, differential, 5V reference                |     | 54  |     | dB             |
|                         |                                                                      | 1 MSamples/s, 12 bit, differential, V <sub>DD</sub> reference   |     | 67  |     | dB             |
|                         |                                                                      | 1 MSamples/s, 12 bit, differential, 2xV <sub>DD</sub> reference |     | 69  |     | dB             |

| Symbol               | Parameter          | Condition       | Min | Typ               | Max                | Unit   |
|----------------------|--------------------|-----------------|-----|-------------------|--------------------|--------|
| GAIN <sub>ED</sub>   | Gain error drift   | 1.25V reference |     | 0.01 <sup>2</sup> | 0.033 <sup>3</sup> | %/°C   |
|                      |                    | 2.5V reference  |     | 0.01 <sup>2</sup> | 0.03 <sup>3</sup>  | %/°C   |
| OFFSET <sub>ED</sub> | Offset error drift | 1.25V reference |     | 0.2 <sup>2</sup>  | 0.7 <sup>3</sup>   | LSB/°C |
|                      |                    | 2.5V reference  |     | 0.2 <sup>2</sup>  | 0.62 <sup>3</sup>  | LSB/°C |

<sup>1</sup>On the average every ADC will have one missing code, most likely to appear around 2048 +/- n\*512 where n can be a value in the set {-3, -2, -1, 1, 2, 3}. There will be no missing code around 2048, and in spite of the missing code the ADC will be monotonic at all times so that a response to a slowly increasing input will always be a slowly increasing output. Around the one code that is missing, the neighbour codes will look wider in the DNL plot. The spectra will show spurs on the level of -78dBc for a full scale input for chips that have the missing code issue.

<sup>2</sup>Typical numbers given by  $\text{abs}(\text{Mean}) / (85 - 25)$ .

<sup>3</sup>Max number given by  $(\text{abs}(\text{Mean}) + 3 \times \text{stddev}) / (85 - 25)$ .

The integral non-linearity (INL) and differential non-linearity parameters are explained in Figure 3.17 (p. 32) and Figure 3.18 (p. 33) , respectively.

**Figure 3.17. Integral Non-Linearity (INL)**






Figure 3.18. Differential Non-Linearity (DNL)




### 3.10.1 Typical performance


Figure 3.19. ADC Frequency Spectrum,  $V_{dd} = 3V$ , Temp = 25°C




1.25V Reference




2.5V Reference



2XVDDVSS Reference



5VDIFF Reference



VDD Reference

| Symbol                 | Parameter                                     | Condition                                                      | Min | Typ | Max | Unit |
|------------------------|-----------------------------------------------|----------------------------------------------------------------|-----|-----|-----|------|
|                        |                                               | 500 kSamples/s, 12 bit, differential, internal 2.5V reference  |     | 58  |     | dB   |
|                        |                                               | 500 kSamples/s, 12 bit, differential, $V_{DD}$ reference       |     | 59  |     | dB   |
| SNDR <sub>DAC</sub>    | Signal to Noise-pulse Distortion Ratio (SNDR) | 500 kSamples/s, 12 bit, single ended, internal 1.25V reference |     | 57  |     | dB   |
|                        |                                               | 500 kSamples/s, 12 bit, single ended, internal 2.5V reference  |     | 54  |     | dB   |
|                        |                                               | 500 kSamples/s, 12 bit, differential, internal 1.25V reference |     | 56  |     | dB   |
|                        |                                               | 500 kSamples/s, 12 bit, differential, internal 2.5V reference  |     | 53  |     | dB   |
|                        |                                               | 500 kSamples/s, 12 bit, differential, $V_{DD}$ reference       |     | 55  |     | dB   |
| SFDR <sub>DAC</sub>    | Spurious-Free Dynamic Range(SFDR)             | 500 kSamples/s, 12 bit, single ended, internal 1.25V reference |     | 62  |     | dBc  |
|                        |                                               | 500 kSamples/s, 12 bit, single ended, internal 2.5V reference  |     | 56  |     | dBc  |
|                        |                                               | 500 kSamples/s, 12 bit, differential, internal 1.25V reference |     | 61  |     | dBc  |
|                        |                                               | 500 kSamples/s, 12 bit, differential, internal 2.5V reference  |     | 55  |     | dBc  |
|                        |                                               | 500 kSamples/s, 12 bit, differential, $V_{DD}$ reference       |     | 60  |     | dBc  |
| V <sub>DACOFFSET</sub> | Offset voltage                                | After calibration, single ended                                |     | 2   | 12  | mV   |
|                        |                                               | After calibration, differential                                |     | 2   |     | mV   |
| DNL <sub>DAC</sub>     | Differential non-linearity                    |                                                                |     | ±1  |     | LSB  |
| INL <sub>DAC</sub>     | Integral non-linearity                        |                                                                |     | ±5  |     | LSB  |
| MC <sub>DAC</sub>      | No missing codes                              |                                                                |     | 12  |     | bits |

<sup>1</sup> Measured with a static input code and no loading on the output.

## 3.12 Operational Amplifier (OPAMP)

The electrical characteristics for the Operational Amplifiers are based on simulations.

**Table 3.16. OPAMP**

| Symbol             | Parameter      | Condition                                             | Min | Typ | Max | Unit |
|--------------------|----------------|-------------------------------------------------------|-----|-----|-----|------|
| I <sub>OPAMP</sub> | Active Current | (OPA2)BIASPROG=0xF,<br>(OPA2)HALFBIAS=0x0, Unity Gain |     | 350 | 405 | μA   |
|                    |                | (OPA2)BIASPROG=0x7,<br>(OPA2)HALFBIAS=0x1, Unity Gain |     | 95  | 115 | μA   |

### 3.13 Analog Comparator (ACMP)


**Table 3.17. ACMP**

| Symbol           | Parameter                                         | Condition                                                           | Min | Typ  | Max      | Unit    |
|------------------|---------------------------------------------------|---------------------------------------------------------------------|-----|------|----------|---------|
| $V_{ACMPIN}$     | Input voltage range                               |                                                                     | 0   |      | $V_{DD}$ | V       |
| $V_{ACMPCM}$     | ACMP Common Mode voltage range                    |                                                                     | 0   |      | $V_{DD}$ | V       |
| $I_{ACMP}$       | Active current                                    | BIASPROG=0b0000, FULL-BIAS=0 and HALFBIAS=1 in ACMPn_CTRL register  |     | 0.1  | 0.6      | $\mu A$ |
|                  |                                                   | BIASPROG=0b1111, FULL-BIAS=0 and HALFBIAS=0 in ACMPn_CTRL register  |     | 2.87 | 12       | $\mu A$ |
|                  |                                                   | BIASPROG=0b1111, FULL-BIAS=1 and HALFBIAS=0 in ACMPn_CTRL register  |     | 250  | 520      | $\mu A$ |
| $I_{ACMPREF}$    | Current consumption of internal voltage reference | Internal voltage reference off. Using external voltage reference    |     | 0    |          | $\mu A$ |
|                  |                                                   | Internal voltage reference                                          |     | 5    |          | $\mu A$ |
| $V_{ACMPOFFSET}$ | Offset voltage                                    | BIASPROG= 0b1010, FULL-BIAS=0 and HALFBIAS=0 in ACMPn_CTRL register | -12 | 0    | 12       | mV      |
| $V_{ACMPHYST}$   | ACMP hysteresis                                   | Programmable                                                        |     | 17   |          | mV      |
| $R_{CSRES}$      | Capacitive Sense Internal Resistance              | CSRESSEL=0b00 in ACMPn_INPUTSEL                                     |     | 43   |          | kOhm    |
|                  |                                                   | CSRESSEL=0b01 in ACMPn_INPUTSEL                                     |     | 78   |          | kOhm    |
|                  |                                                   | CSRESSEL=0b10 in ACMPn_INPUTSEL                                     |     | 111  |          | kOhm    |
|                  |                                                   | CSRESSEL=0b11 in ACMPn_INPUTSEL                                     |     | 145  |          | kOhm    |
| $t_{ACMPSTART}$  | Startup time                                      |                                                                     |     |      | 10       | $\mu s$ |

The total ACMP current is the sum of the contributions from the ACMP and its internal voltage reference as given in Equation 3.1 (p. 43) .  $I_{ACMPREF}$  is zero if an external voltage reference is used.

#### Total ACMP Active Current

$$I_{ACMPTOTAL} = I_{ACMP} + I_{ACMPREF} \quad (3.1)$$

**Figure 3.32. SPI Slave Timing****Table 3.24. SPI Slave Timing**

| Symbol                  | Parameter          | Min                     | Typ | Max                      | Unit |
|-------------------------|--------------------|-------------------------|-----|--------------------------|------|
| $t_{SCLK\_sl}^{1,2}$    | SCKL period        | $2 * t_{HFER-CLK}$      |     |                          | ns   |
| $t_{SCLK\_hi}^{1,2}$    | SCLK high period   | $3 * t_{HFER-CLK}$      |     |                          | ns   |
| $t_{SCLK\_lo}^{1,2}$    | SCLK low period    | $3 * t_{HFER-CLK}$      |     |                          | ns   |
| $t_{CS\_ACT\_MI}^{1,2}$ | CS active to MISO  | 4.00                    |     | 30.00                    | ns   |
| $t_{CS\_DIS\_MI}^{1,2}$ | CS disable to MISO | 4.00                    |     | 30.00                    | ns   |
| $t_{SU\_MO}^{1,2}$      | MOSI setup time    | 4.00                    |     |                          | ns   |
| $t_{H\_MO}^{1,2}$       | MOSI hold time     | $2 + 2 * t_{HF-PERCLK}$ |     |                          | ns   |
| $t_{SCLK\_MI}^{1,2}$    | SCLK to MISO       | $9 + t_{HFER-CLK}$      |     | $36 + 2 * t_{HF-PERCLK}$ | ns   |

<sup>1</sup>Applies for both CLKPHA = 0 and CLKPHA = 1 (figure only shows CLKPHA = 0)

<sup>2</sup>Measurement done at 10% and 90% of  $V_{DD}$  (figure shows 50% of  $V_{DD}$ )

## 3.18 Digital Peripherals


**Table 3.25. Digital Peripherals**

| Symbol        | Parameter       | Condition                           | Min | Typ | Max | Unit          |
|---------------|-----------------|-------------------------------------|-----|-----|-----|---------------|
| $I_{USART}$   | USART current   | USART idle current, clock enabled   |     | 4.9 |     | $\mu A / MHz$ |
| $I_{UART}$    | UART current    | UART idle current, clock enabled    |     | 3.4 |     | $\mu A / MHz$ |
| $I_{LEUART}$  | LEUART current  | LEUART idle current, clock enabled  |     | 140 |     | nA            |
| $I_{I2C}$     | I2C current     | I2C idle current, clock enabled     |     | 6.1 |     | $\mu A / MHz$ |
| $I_{TIMER}$   | TIMER current   | TIMER_0 idle current, clock enabled |     | 6.9 |     | $\mu A / MHz$ |
| $I_{LETIMER}$ | LETIMER current | LETIMER idle current, clock enabled |     | 119 |     | nA            |

| Symbol            | Parameter    | Condition                        | Min | Typ  | Max | Unit       |
|-------------------|--------------|----------------------------------|-----|------|-----|------------|
| I <sub>PCNT</sub> | PCNT current | PCNT idle current, clock enabled |     | 54   |     | nA         |
| I <sub>RTC</sub>  | RTC current  | RTC idle current, clock enabled  |     | 54   |     | nA         |
| I <sub>LCD</sub>  | LCD current  | LCD idle current, clock enabled  |     | 68   |     | nA         |
| I <sub>AES</sub>  | AES current  | AES idle current, clock enabled  |     | 3.2  |     | μA/<br>MHz |
| I <sub>GPIO</sub> | GPIO current | GPIO idle current, clock enabled |     | 3.7  |     | μA/<br>MHz |
| I <sub>PRS</sub>  | PRS current  | PRS idle current                 |     | 3.5  |     | μA/<br>MHz |
| I <sub>DMA</sub>  | DMA current  | Clock enable                     |     | 11.0 |     | μA/<br>MHz |

## 4.5 QFN64 Package

Figure 4.3. QFN64



Rev: 98SPPG4048A\_XO1\_08MAR2011

**Note:**

1. Dimensioning & tolerancing confirm to ASME Y14.5M-1994.
2. All dimensions are in millimeters. Angles are in degrees.
3. Dimension 'b' applies to metallized terminal and is measured between 0.25 mm and 0.30 mm from the terminal tip. Dimension L1 represents terminal full back from package edge up to 0.1 mm is acceptable.
4. Coplanarity applies to the exposed heat slug as well as the terminal.
5. Radius on terminal is optional

**Table 4.4. QFN64 (Dimensions in mm)**

| Symbol | A    | A1   | A3           | b    | D           | E           | D2   | E2   | e           | L    | L1   | aaa  | bbb  | ccc  | ddd  | eee  |
|--------|------|------|--------------|------|-------------|-------------|------|------|-------------|------|------|------|------|------|------|------|
| Min    | 0.80 | 0.00 | 0.203<br>REF | 0.20 | 9.00<br>BSC | 9.00<br>BSC | 7.10 | 7.10 | 0.50<br>BSC | 0.40 | 0.00 | 0.10 | 0.10 | 0.10 | 0.05 | 0.08 |
| Nom    | 0.85 | -    |              | 0.25 |             |             | 7.20 | 7.20 |             | 0.45 |      |      |      |      |      |      |
| Max    | 0.90 | 0.05 |              | 0.30 |             |             | 7.30 | 7.30 |             | 0.50 | 0.10 |      |      |      |      |      |

The QFN64 Package uses Nickel-Palladium-Gold preplated leadframe.


All EFM32 packages are RoHS compliant and free of Bromine (Br) and Antimony (Sb).

For additional Quality and Environmental information, please see:  
<http://www.silabs.com/support/quality/pages/default.aspx>

## 5 PCB Layout and Soldering


### 5.1 Recommended PCB Layout

**Figure 5.1. QFN64 PCB Land Pattern**



**Table 5.1. QFN64 PCB Land Pattern Dimensions (Dimensions in mm)**

| Symbol | Dim. (mm) | Symbol | Pin number | Symbol | Pin number |
|--------|-----------|--------|------------|--------|------------|
| a      | 0.85      | P1     | 1          | P8     | 64         |
| b      | 0.30      | P2     | 16         | P9     | 65         |
| c      | 0.50      | P3     | 17         | -      | -          |
| d      | 8.90      | P4     | 32         | -      | -          |
| e      | 8.90      | P5     | 33         | -      | -          |
| f      | 7.20      | P6     | 48         | -      | -          |
| g      | 7.20      | P7     | 49         | -      | -          |

**Figure 5.3. QFN64 PCB Stencil Design****Table 5.3. QFN64 PCB Stencil Design Dimensions (Dimensions in mm)**

| Symbol | Dim. (mm) | Symbol | Dim. (mm) |
|--------|-----------|--------|-----------|
| a      | 0.75      | e      | 8.90      |
| b      | 0.22      | x      | 2.70      |
| c      | 0.50      | y      | 2.70      |
| d      | 8.90      | z      | 0.80      |

1. The drawings are not to scale.
2. All dimensions are in millimeters.
3. All drawings are subject to change without notice.
4. The PCB Land Pattern drawing is in compliance with IPC-7351B.
5. Stencil thickness 0.125 mm.
6. For detailed pin-positioning, see Figure 4.3 (p. 60) .

## 5.2 Soldering Information

The latest IPC/JEDEC J-STD-020 recommendations for Pb-Free reflow soldering should be followed.

Place as many and as small as possible vias underneath each of the solder patches under the ground pad.

Updated GPIO information.

Updated LFRCO information.

Updated HFRCO information.

Updated ULFRCO information.

Updated ADC information.

Updated DAC information.

Updated OPAMP information.

Updated ACMP information.

Updated VCMP information.

Added AUXHFRCO information.

## 7.3 Revision 1.21

November 21st, 2013

Updated figures.

Updated errata-link.

Updated chip marking.

Added link to Environmental and Quality information.

Re-added missing DAC-data.

## 7.4 Revision 1.20

September 30th, 2013

Added I2C characterization data.

Added SPI characterization data.

Corrected the DAC and OPAMP2 pin sharing information in the Alternate Functionality Pinout section.

Corrected GPIO operating voltage from 1.8 V to 1.85 V.

Updated that the EM2 current consumption test was carried out with only one RAM block enabled.

Corrected the ADC resolution from 12, 10 and 6 bit to 12, 8 and 6 bit.

Removed UART mentioned incorrectly in the QFN64 parts.

Updated Environmental information.

Updated trademark, disclaimer and contact information.

Other minor corrections.

## 7.5 Revision 1.10

June 28th, 2013

Updated power requirements in the Power Management section.

Removed minimum load capacitance figure and table. Added reference to application note.

Other minor corrections.

## 7.6 Revision 1.00

September 11th, 2012

Updated the HFRCO 1 MHz band typical value to 1.2 MHz.

Updated the HFRCO 7 MHz band typical value to 6.6 MHz.

Other minor corrections.

## 7.7 Revision 0.98

May 25th, 2012

Corrected EM3 current consumption in the Electrical Characteristics section.

## 7.8 Revision 0.96

February 28th, 2012

Added reference to errata document.

Corrected QFN64 package drawing.

Updated PCB land pattern, solder mask and stencil design.

## 7.9 Revision 0.95

September 28th, 2011

Flash configuration for Giant Gecko is now 1024KB or 512KB. For flash sizes below 512KB, see the Leopard Gecko Family.

Corrected operating voltage from 1.8 V to 1.85 V.

Added rising POR level to Electrical Characteristics section.

Updated Minimum Load Capacitance ( $C_{LFXOL}$ ) Requirement For Safe Crystal Startup.

Added Gain error drift and Offset error drift to ADC table.

Added Opamp pinout overview.

Added reference to errata document.

Corrected QFN64 package drawing.


Updated PCB land pattern, solder mask and stencil design.

## 7.10 Revision 0.91

March 21th, 2011

## List of Tables

|                                                                   |    |
|-------------------------------------------------------------------|----|
| 1.1. Ordering Information .....                                   | 2  |
| 2.1. Configuration Summary .....                                  | 7  |
| 3.1. Absolute Maximum Ratings .....                               | 10 |
| 3.2. General Operating Conditions .....                           | 10 |
| 3.3. Current Consumption .....                                    | 11 |
| 3.4. Energy Modes Transitions .....                               | 13 |
| 3.5. Power Management .....                                       | 14 |
| 3.6. Flash .....                                                  | 14 |
| 3.7. GPIO .....                                                   | 15 |
| 3.8. LFXO .....                                                   | 23 |
| 3.9. HFXO .....                                                   | 23 |
| 3.10. LFRCO .....                                                 | 24 |
| 3.11. HFRCO .....                                                 | 24 |
| 3.12. AUXHFRCO .....                                              | 27 |
| 3.13. ULFRCO .....                                                | 28 |
| 3.14. ADC .....                                                   | 28 |
| 3.15. DAC .....                                                   | 38 |
| 3.16. OPAMP .....                                                 | 39 |
| 3.17. ACMP .....                                                  | 43 |
| 3.18. VCMP .....                                                  | 45 |
| 3.19. LCD .....                                                   | 46 |
| 3.20. I2C Standard-mode (Sm) .....                                | 47 |
| 3.21. I2C Fast-mode (Fm) .....                                    | 47 |
| 3.22. I2C Fast-mode Plus (Fm+) .....                              | 48 |
| 3.23. SPI Master Timing .....                                     | 48 |
| 3.24. SPI Slave Timing .....                                      | 49 |
| 3.25. Digital Peripherals .....                                   | 49 |
| 4.1. Device Pinout .....                                          | 51 |
| 4.2. Alternate functionality overview .....                       | 54 |
| 4.3. GPIO Pinout .....                                            | 59 |
| 4.4. QFN64 (Dimensions in mm) .....                               | 60 |
| 5.1. QFN64 PCB Land Pattern Dimensions (Dimensions in mm) .....   | 61 |
| 5.2. QFN64 PCB Solder Mask Dimensions (Dimensions in mm) .....    | 62 |
| 5.3. QFN64 PCB Stencil Design Dimensions (Dimensions in mm) ..... | 63 |



## Simplicity Studio

One-click access to MCU and wireless tools, documentation, software, source code libraries & more. Available for Windows, Mac and Linux!



**IoT Portfolio**  
[www.silabs.com/loT](http://www.silabs.com/loT)



**SW/HW**  
[www.silabs.com/simplicity](http://www.silabs.com/simplicity)



**Quality**  
[www.silabs.com/quality](http://www.silabs.com/quality)



**Support and Community**  
[community.silabs.com](http://community.silabs.com)

### Disclaimer

Silicon Laboratories intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Laboratories products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Laboratories reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Silicon Laboratories shall have no liability for the consequences of use of the information supplied herein. This document does not imply or express copyright licenses granted hereunder to design or fabricate any integrated circuits. The products are not designed or authorized to be used within any Life Support System without the specific written consent of Silicon Laboratories. A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Laboratories products are not designed or authorized for military applications. Silicon Laboratories products shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons.

### Trademark Information

Silicon Laboratories Inc.®, Silicon Laboratories®, Silicon Labs®, SiLabs® and the Silicon Labs logo®, Bluegiga®, Bluegiga Logo®, Clockbuilder®, CMEMS®, DSPLL®, EFM®, EFM32®, EFR®, Ember®, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Ember®, EZLink®, EZRadio®, EZRadioPRO®, Gecko®, ISoModem®, Precision32®, ProSLIC®, Simplicity Studio®, SIPHER®, Telegesis, the Telegesis Logo®, USBXpress® and others are trademarks or registered trademarks of Silicon Laboratories Inc. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. All other products or brand names mentioned herein are trademarks of their respective holders.



Silicon Laboratories Inc.  
 400 West Cesar Chavez  
 Austin, TX 78701  
 USA

<http://www.silabs.com>