

#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

-XF

Product Status	Active
Core Processor	ARM® Cortex®-M3
Core Size	32-Bit Single-Core
Speed	48MHz
Connectivity	I <sup>2</sup> C, IrDA, SmartCard, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, LCD, POR, PWM, WDT
Number of I/O	56
Program Memory Size	512KB (512K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	128K x 8
Voltage - Supply (Vcc/Vdd)	1.98V ~ 3.8V
Data Converters	A/D 8x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-VFQFN Exposed Pad
Supplier Device Package	64-QFN (9x9)
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/efm32gg840f512g-e-qfn64r

Email: info@E-XFL.COM


Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# **2 System Summary**

## **2.1 System Introduction**

The EFM32 MCUs are the world's most energy friendly microcontrollers. With a unique combination of the powerful 32-bit ARM Cortex-M3, innovative low energy techniques, short wake-up time from energy saving modes, and a wide selection of peripherals, the EFM32GG microcontroller is well suited for any battery operated application as well as other systems requiring high performance and low-energy consumption. This section gives a short introduction to each of the modules in general terms and also shows a summary of the configuration for the EFM32GG840 devices. For a complete feature set and in-depth information on the modules, the reader is referred to the *EFM32GG Reference Manual*.

A block diagram of the EFM32GG840 is shown in Figure 2.1 (p. 3) .



#### Figure 2.1. Block Diagram

## 2.1.1 ARM Cortex-M3 Core

The ARM Cortex-M3 includes a 32-bit RISC processor which can achieve as much as 1.25 Dhrystone MIPS/MHz. A Memory Protection Unit with support for up to 8 memory segments is included, as well as a Wake-up Interrupt Controller handling interrupts triggered while the CPU is asleep. The EFM32 implementation of the Cortex-M3 is described in detail in *EFM32 Cortex-M3 Reference Manual*.

## 2.1.2 Debug Interface (DBG)

This device includes hardware debug support through a 2-pin serial-wire debug interface and an Embedded Trace Module (ETM) for data/instruction tracing. In addition there is also a 1-wire Serial Wire Viewer pin which can be used to output profiling information, data trace and software-generated messages.

## 2.1.3 Memory System Controller (MSC)

The Memory System Controller (MSC) is the program memory unit of the EFM32GG microcontroller. The flash memory is readable and writable from both the Cortex-M3 and DMA. The flash memory is divided into two blocks; the main block and the information block. Program code is normally written to the main block. Additionally, the information block is available for special user data and flash lock bits. There is also a read-only page in the information block containing system and device calibration data. Read and write operations are supported in the energy modes EM0 and EM1.

## 2.1.4 Direct Memory Access Controller (DMA)

The Direct Memory Access (DMA) controller performs memory operations independently of the CPU. This has the benefit of reducing the energy consumption and the workload of the CPU, and enables the system to stay in low energy modes when moving for instance data from the USART to RAM or from the External Bus Interface to a PWM-generating timer. The DMA controller uses the PL230  $\mu$ DMA controller licensed from ARM.

### 2.1.5 Reset Management Unit (RMU)

The RMU is responsible for handling the reset functionality of the EFM32GG.

### 2.1.6 Energy Management Unit (EMU)

The Energy Management Unit (EMU) manage all the low energy modes (EM) in EFM32GG microcontrollers. Each energy mode manages if the CPU and the various peripherals are available. The EMU can also be used to turn off the power to unused SRAM blocks.

### 2.1.7 Clock Management Unit (CMU)

The Clock Management Unit (CMU) is responsible for controlling the oscillators and clocks on-board the EFM32GG. The CMU provides the capability to turn on and off the clock on an individual basis to all peripheral modules in addition to enable/disable and configure the available oscillators. The high degree of flexibility enables software to minimize energy consumption in any specific application by not wasting power on peripherals and oscillators that are inactive.

### 2.1.8 Watchdog (WDOG)

The purpose of the watchdog timer is to generate a reset in case of a system failure, to increase application reliability. The failure may e.g. be caused by an external event, such as an ESD pulse, or by a software failure.

### 2.1.9 Peripheral Reflex System (PRS)


The Peripheral Reflex System (PRS) system is a network which lets the different peripheral module communicate directly with each other without involving the CPU. Peripheral modules which send out Reflex signals are called producers. The PRS routes these reflex signals to consumer peripherals which apply actions depending on the data received. The format for the Reflex signals is not given, but edge triggers and other functionality can be applied by the PRS.

### 2.1.10 Inter-Integrated Circuit Interface (I2C)

The I<sup>2</sup>C module provides an interface between the MCU and a serial I<sup>2</sup>C-bus. It is capable of acting as both a master and a slave, and supports multi-master buses. Both standard-mode, fast-mode and fast-mode plus speeds are supported, allowing transmission rates all the way from 10 kbit/s up to 1 Mbit/s. Slave arbitration and timeouts are also provided to allow implementation of an SMBus compliant system. The interface provided to software by the I<sup>2</sup>C module, allows both fine-grained control of the transmission



#### Figure 2.2. EFM32GG840 Memory Map with largest RAM and Flash sizes






Symbol	Parameter	Condition	Min	Тур	Max	Unit
		Sinking 20 mA, V <sub>DD</sub> =3.0 V, GPIO_Px_CTRL DRIVEMODE = HIGH			0.20V <sub>DD</sub>	V
I <sub>IOLEAK</sub>	Input leakage cur- rent	High Impedance IO connected to GROUND or $V_{DD}$		±0.1	±40	nA
R <sub>PU</sub>	I/O pin pull-up resis- tor			40		kOhm
R <sub>PD</sub>	I/O pin pull-down re- sistor			40		kOhm
R <sub>IOESD</sub>	Internal ESD series resistor			200		Ohm
t <sub>IOGLITCH</sub>	Pulse width of puls- es to be removed by the glitch sup- pression filter		10		50	ns
		GPIO_Px_CTRL DRIVEMODE = LOWEST and load capaci- tance $C_L$ =12.5-25pF.	20+0.1C <sub>L</sub>		250	ns
t <sub>IOOF</sub>	Output fall time	$\begin{array}{l} \mbox{GPIO}_{Px}\mbox{CTRL}\ \mbox{DRIVEMODE} \\ \mbox{=}\ \mbox{LOW}\ \mbox{and}\ \mbox{load}\ \mbox{capacitance} \\ \mbox{C}_{L}\mbox{=}\ \mbox{350-600pF} \end{array}$	20+0.1C <sub>L</sub>		250	ns
V <sub>IOHYST</sub>	I/O pin hysteresis (V <sub>IOTHR+</sub> - V <sub>IOTHR-</sub> )	V <sub>DD</sub> = 1.98 - 3.8 V	0.10V <sub>DD</sub>			V



### Figure 3.5. Typical High-Level Output Current, 2V Supply Voltage




GPIO\_Px\_CTRL DRIVEMODE = STANDARD


GPIO\_Px\_CTRL DRIVEMODE = HIGH




### Figure 3.8. Typical Low-Level Output Current, 3.8V Supply Voltage




GPIO\_Px\_CTRL DRIVEMODE = LOWEST



GPIO\_Px\_CTRL DRIVEMODE = STANDARD




GPIO\_Px\_CTRL DRIVEMODE = LOW



GPIO\_Px\_CTRL DRIVEMODE = HIGH



#### Figure 3.16. Calibrated HFRCO 28 MHz Band Frequency vs Supply Voltage and Temperature



### 3.9.5 AUXHFRCO

#### Table 3.12. AUXHFRCO

Symbol	Parameter	Condition	Min	Тур	Max	Unit
		28 MHz frequency band	27.5	28.0	28.5	MHz
fauxhfrco		21 MHz frequency band	20.6	21.0	21.4	MHz
	Oscillation frequen-	14 MHz frequency band	13.7	14.0	14.3	MHz
	cy, V <sub>DD</sub> = 3.0 V, T <sub>AMB</sub> =25°C	11 MHz frequency band	10.8	11.0	11.2	MHz
		7 MHz frequency band	6.48 <sup>1</sup>	6.60 <sup>1</sup>	6.72 <sup>1</sup>	MHz
		1 MHz frequency band	1.15 <sup>2</sup>	1.20 <sup>2</sup>	1.25 <sup>2</sup>	MHz
t <sub>AUXHFRCO_settlir</sub>	<sub>g</sub> Settling time after start-up	f <sub>AUXHFRCO</sub> = 14 MHz		0.6		Cycles
DC <sub>AUXHFRCO</sub>	Duty cycle	f <sub>AUXHFRCO</sub> = 14 MHz	48.5	50	51	%
TUNESTEP <sub>AU&gt;</sub> HFRCO	Frequency step for LSB change in TUNING value			0.3 <sup>3</sup>		%

<sup>1</sup>For devices with prod. rev. < 19, Typ = 7MHz and Min/Max values not applicable.

 $^{2}$ For devices with prod. rev. < 19, Typ = 1MHz and Min/Max values not applicable.


<sup>3</sup>The TUNING field in the CMU\_AUXHFRCOCTRL register may be used to adjust the AUXHFRCO frequency. There is enough adjustment range to ensure that the frequency bands above 7 MHz will always have some overlap across supply voltage and temperature. By using a stable frequency reference such as the LFXO or HFXO, a firmware calibration routine can vary the TUNING bits and the frequency band to maintain the AUXHFRCO frequency at any arbitrary value between 7 MHz and 28 MHz across operating conditions.



Symbol	Parameter	Condition	Min	Тур	Мах	Unit
		200 kSamples/s, 12 bit, sin- gle ended, internal 1.25V refer- ence		62		dB
		200 kSamples/s, 12 bit, single ended, internal 2.5V reference		63		dB
		200 kSamples/s, 12 bit, single ended, V <sub>DD</sub> reference		67		dB
		200 kSamples/s, 12 bit, differ- ential, internal 1.25V reference		63		dB
		200 kSamples/s, 12 bit, differ- ential, internal 2.5V reference		66		dB
		200 kSamples/s, 12 bit, differ- ential, 5V reference		66		dB
		200 kSamples/s, 12 bit, differential, $V_{DD}$ reference	63	66		dB
		200 kSamples/s, 12 bit, differ- ential, 2xV <sub>DD</sub> reference		70		dB
		1 MSamples/s, 12 bit, single ended, internal 1.25V refer- ence		58		dB
		1 MSamples/s, 12 bit, single ended, internal 2.5V reference		62		dB
		1 MSamples/s, 12 bit, single ended, V <sub>DD</sub> reference		64		dB
		1 MSamples/s, 12 bit, differen- tial, internal 1.25V reference		60		dB
		1 MSamples/s, 12 bit, differen- tial, internal 2.5V reference		64		dB
		1 MSamples/s, 12 bit, differen- tial, 5V reference		54		dB
		1 MSamples/s, 12 bit, differential, $V_{DD}$ reference		66		dB
SINAD <sub>ADC</sub>	SIgnal-to-Noise And Distortion-ratio (SINAD)	1 MSamples/s, 12 bit, differen- tial, 2xV <sub>DD</sub> reference		68		dB
	(SINAD)	200 kSamples/s, 12 bit, sin- gle ended, internal 1.25V refer- ence		61		dB
		200 kSamples/s, 12 bit, single ended, internal 2.5V reference		65		dB
		200 kSamples/s, 12 bit, single ended, V <sub>DD</sub> reference		66		dB
		200 kSamples/s, 12 bit, differ- ential, internal 1.25V reference		63		dB
		200 kSamples/s, 12 bit, differ- ential, internal 2.5V reference		66		dB
		200 kSamples/s, 12 bit, differ- ential, 5V reference		66		dB
		200 kSamples/s, 12 bit, differential, $V_{DD}$ reference	62	65		dB


## 3.10.1 Typical performance

### Figure 3.19. ADC Frequency Spectrum, Vdd = 3V, Temp = 25°C





#### Figure 3.24. ADC Temperature sensor readout



## 3.11 Digital Analog Converter (DAC)

#### Table 3.15. DAC

Symbol	Parameter	Condition	Min	Тур	Max	Unit
M	Output voltage	VDD voltage reference, single ended	0		V <sub>DD</sub>	V
V <sub>DACOUT</sub>	range	VDD voltage reference, differ- ential	-V <sub>DD</sub>		V <sub>DD</sub>	V
V <sub>DACCM</sub>	Output common mode voltage range		0		V <sub>DD</sub>	V
	Active current in-	500 kSamples/s, 12 bit		400 <sup>1</sup>	600 <sup>1</sup>	μA
I <sub>DAC</sub>	cluding references	100 kSamples/s, 12 bit		200 <sup>1</sup>	260 <sup>1</sup>	μA
	for 2 channels	1 kSamples/s 12 bit NORMAL		17 <sup>1</sup>	25 <sup>1</sup>	μA
SR <sub>DAC</sub>	Sample rate				500	ksam- ples/s
		Continuous Mode			1000	kHz
f <sub>DAC</sub>	DAC clock frequen-	Sample/Hold Mode			250	kHz
		Sample/Off Mode			250	kHz
CYC <sub>DACCONV</sub>	Clock cyckles per conversion			2		
t <sub>DACCONV</sub>	Conversion time		2			μs
t <sub>DACSETTLE</sub>	Settling time			5		μs
		500 kSamples/s, 12 bit, sin- gle ended, internal 1.25V refer- ence		58		dB
SNR <sub>DAC</sub>	Signal to Noise Ra- tio (SNR)	500 kSamples/s, 12 bit, single ended, internal 2.5V reference		59		dB
		500 kSamples/s, 12 bit, differ- ential, internal 1.25V reference		58		dB



Symbol	Parameter	Condition	Min	Тур	Мах	Unit
		(OPA2)BIASPROG=0x0, (OPA2)HALFBIAS=0x1, Unity Gain		13	17	μA
		(OPA2)BIASPROG=0xF, (OPA2)HALFBIAS=0x0		101		dB
G <sub>OL</sub>	Open Loop Gain	(OPA2)BIASPROG=0x7, (OPA2)HALFBIAS=0x1		98		dB
		(OPA2)BIASPROG=0x0, (OPA2)HALFBIAS=0x1		91		dB
		(OPA2)BIASPROG=0xF, (OPA2)HALFBIAS=0x0		6.1		MHz
GBW <sub>OPAMP</sub>	Gain Bandwidth Product	(OPA2)BIASPROG=0x7, (OPA2)HALFBIAS=0x1		1.8		MHz
		(OPA2)BIASPROG=0x0, (OPA2)HALFBIAS=0x1		0.25		MHz
PM <sub>opamp</sub> F		(OPA2)BIASPROG=0xF, (OPA2)HALFBIAS=0x0, CL=75 pF		64		0
	Phase Margin	(OPA2)BIASPROG=0x7, (OPA2)HALFBIAS=0x1, C <sub>L</sub> =75 pF		58		o
		(OPA2)BIASPROG=0x0, (OPA2)HALFBIAS=0x1, C <sub>L</sub> =75 pF		58		o
R <sub>INPUT</sub>	Input Resistance			100		Mohm
R <sub>LOAD</sub>	Load Resistance		200			Ohm
I <sub>LOAD_DC</sub>	DC Load Current				11	mA
V <sub>INPUT</sub>	Input Voltage	OPAxHCMDIS=0	V <sub>SS</sub>		V <sub>DD</sub>	V
* INPUT	input voltage	OPAxHCMDIS=1	V <sub>SS</sub>		V <sub>DD</sub> -1.2	V
V <sub>OUTPUT</sub>	Output Voltage		V <sub>SS</sub>		V <sub>DD</sub>	V
Voffset	Input Offset Voltage	Unity Gain, V <sub>SS</sub> <v<sub>in<v<sub>DD, OPAxHCMDIS=0</v<sub></v<sub>	-13	0	11	mV
VOFFSET	input Onset Voltage	Unity Gain, V <sub>SS</sub> <v<sub>in<v<sub>DD-1.2, OPAxHCMDIS=1</v<sub></v<sub>		1		mV
V <sub>OFFSET_DRIFT</sub>	Input Offset Voltage Drift				0.02	mV/°C
		(OPA2)BIASPROG=0xF, (OPA2)HALFBIAS=0x0		3.2		V/µs
SR <sub>OPAMP</sub>	Slew Rate	(OPA2)BIASPROG=0x7, (OPA2)HALFBIAS=0x1		0.8		V/µs
		(OPA2)BIASPROG=0x0, (OPA2)HALFBIAS=0x1		0.1		V/µs
N		V <sub>out</sub> =1V, RESSEL=0, 0.1 Hz <f<10 khz,="" opax-<br="">HCMDIS=0</f<10>		101		μV <sub>RMS</sub>
N <sub>OPAMP</sub>	Voltage Noise	V <sub>out</sub> =1V, RESSEL=0, 0.1 Hz <f<10 khz,="" opax-<br="">HCMDIS=1</f<10>		141		μV <sub>RMS</sub>

## 3.14 Voltage Comparator (VCMP)

#### Table 3.18. VCMP

Symbol	Parameter	Condition	Min	Тур	Мах	Unit
V <sub>VCMPIN</sub>	Input voltage range			V <sub>DD</sub>		V
V <sub>VCMPCM</sub>	VCMP Common Mode voltage range			V <sub>DD</sub>		V
I <sub>VCMP</sub>	Active current	BIASPROG=0b0000 and HALFBIAS=1 in VCMPn_CTRL register		0.3	0.6	μA
VCMP		BIASPROG=0b1111 and HALFBIAS=0 in VCMPn_CTRL register. LPREF=0.		22	30	μA
t <sub>VCMPREF</sub>	Startup time refer- ence generator	NORMAL		10		μs
M	Offect veltage	Single ended	-230	-40	190	mV
V <sub>VCMPOFFSET</sub>	Offset voltage	Differential		10		mV
V <sub>VCMPHYST</sub>	VCMP hysteresis			40		mV
t <sub>VCMPSTART</sub>	Startup time				10	μs

The  $V_{DD}$  trigger level can be configured by setting the TRIGLEVEL field of the VCMP\_CTRL register in accordance with the following equation:

VCMP Trigger Level as a Function of Level Setting

V<sub>DD Trigger Level</sub>=1.667V+0.034 ×TRIGLEVEL

(3.2)



	QFN64 Pin# and Name	-	Pin Alternate Functio	onality / Description	
Pin #	Pin Name	Analog	Timers	Communication	Other
3	PA2	LCD_SEG15	TIM0_CC2 #0/1		CMU_CLK0 #0 ETM_TD0 #3
4	PA3	LCD_SEG16	TIM0_CDTI0 #0		LES_ALTEX2 #0 ETM_TD1 #3
5	PA4	LCD_SEG17	TIM0_CDTI1 #0		LES_ALTEX3 #0 ETM_TD2 #3
6	PA5	LCD_SEG18	TIM0_CDTI2 #0	LEU1_TX #1	LES_ALTEX4 #0 ETM_TD3 #3
7	PA6	LCD_SEG19		LEU1_RX #1	ETM_TCLK #3 GPIO_EM4WU1
8	IOVDD_0	Digital IO power supply 0.			
9	PB3	LCD_SEG20/ LCD_COM4	PCNT1_S0IN #1	US2_TX #1	
10	PB4	LCD_SEG21/ LCD_COM5	PCNT1_S1IN #1	US2_RX #1	
11	PB5	LCD_SEG22/ LCD_COM6		US2_CLK #1	
12	PB6	LCD_SEG23/ LCD_COM7		US2_CS #1	
13	PC4	ACMP0_CH4 OPAMP_P0	TIM0_CDTI2 #4 LETIM0_OUT0 #3 PCNT1_S0IN #0	US2_CLK #0 I2C1_SDA #0	LES_CH4 #0
14	PC5	ACMP0_CH5 OPAMP_N0	LETIM0_OUT1 #3 PCNT1_S1IN #0	US2_CS #0 I2C1_SCL #0	LES_CH5 #0
15	PB7	LFXTAL_P	TIM1_CC0 #3	US0_TX #4 US1_CLK #0	
16	PB8	LFXTAL_N	TIM1_CC1 #3	US0_RX #4 US1_CS #0	
17	PA12	LCD_BCAP_P	TIM2_CC0 #1		
18	PA13	LCD_BCAP_N	TIM2_CC1 #1		
19	PA14	LCD_BEXT	TIM2_CC2 #1		
20	RESETn	Reset input, active low. To apply an external reset sou ensure that reset is released.	rce to this pin, it is required to on	ly drive this pin low during reset,	and let the internal pull-up
21	PB11	DAC0_OUT0 / OPAMP_OUT0	LETIM0_OUT0 #1 TIM1_CC2 #3	I2C1_SDA #1	
22	PB12	DAC0_OUT1 / OPAMP_OUT1	LETIM0_OUT1 #1	I2C1_SCL #1	
23	AVDD_1	Analog power supply 1.			
24	PB13	HFXTAL_P		US0_CLK #4/5 LEU0_TX #1	
25	PB14	HFXTAL_N		US0_CS #4/5 LEU0_RX #1	
26	IOVDD_3	Digital IO power supply 3.			
27	AVDD_0	Analog power supply 0.			
28	PD0	ADC0_CH0 DAC0_OUT0ALT #4/ OPAMP_OUT0ALT OPAMP_OUT2 #1	PCNT2_S0IN #0	US1_TX #1	
29	PD1	ADC0_CH1 DAC0_OUT1ALT #4/ OPAMP_OUT1ALT	TIM0_CC0 #3 PCNT2_S1IN #0	US1_RX #1	DBG_SWO #2



	QFN64 Pin# and Name		Pin Alternate Functio	onality / Description	
Pin #	Pin Name	Analog	Timers	Communication	Other
30	PD2	ADC0_CH2	TIM0_CC1 #3	US1_CLK #1	DBG_SWO #3
31	PD3	ADC0_CH3 OPAMP_N2	TIM0_CC2 #3	US1_CS #1	ETM_TD1 #0/2
32	PD4	ADC0_CH4 OPAMP_P2		LEU0_TX #0	ETM_TD2 #0/2
33	PD5	ADC0_CH5 OPAMP_OUT2 #0		LEU0_RX #0	ETM_TD3 #0/2
34	PD6	ADC0_CH6 OPAMP_P1	LETIM0_OUT0 #0 TIM1_CC0 #4 PCNT0_S0IN #3	US1_RX #2 I2C0_SDA #1	LES_ALTEX0 #0 ACMP0_O #2 ETM_TD0 #0
35	PD7	ADC0_CH7 OPAMP_N1	LETIM0_OUT1 #0 TIM1_CC1 #4 PCNT0_S1IN #3	US1_TX #2 I2C0_SCL #1	CMU_CLK0 #2 LES_ALTEX1 #0 ACMP1_O #2 ETM_TCLK #0
36	PD8	BU_VIN			CMU_CLK1 #1
37	PC6	ACMP0_CH6		I2C0_SDA #2 LEU1_TX #0	LES_CH6 #0 ETM_TCLK #2
38	PC7	ACMP0_CH7		I2C0_SCL #2 LEU1_RX #0	LES_CH7 #0 ETM_TD0 #2
39	VDD_DREG	Power supply for on-chip voltage	ge regulator.		
40	DECOUPLE	Decouple output for on-chip vo	ltage regulator. An external capa	citance of size C <sub>DECOUPLE</sub> is rec	quired at this pin.
41	PE4	LCD_COM0		US0_CS #1	
42	PE5	LCD_COM1		US0_CLK #1	
43	PE6	LCD_COM2		US0_RX #1	
44	PE7	LCD_COM3		US0_TX #1	
45	PC12	ACMP1_CH4 DAC0_OUT1ALT #0/ OPAMP_OUT1ALT			CMU_CLK0 #1 LES_CH12 #0
46	PC13	ACMP1_CH5 DAC0_OUT1ALT #1/ OPAMP_OUT1ALT	TIM0_CDTI0 #1/3 TIM1_CC0 #0 TIM1_CC2 #4 PCNT0_S0IN #0		LES_CH13 #0
47	PC14	ACMP1_CH6 DAC0_OUT1ALT #2/ OPAMP_OUT1ALT	TIM0_CDTI1 #1/3 TIM1_CC1 #0 PCNT0_S1IN #0	US0_CS #3	LES_CH14 #0
48	PC15	ACMP1_CH7 DAC0_OUT1ALT #3/ OPAMP_OUT1ALT	TIM0_CDTI2 #1/3 TIM1_CC2 #0	US0_CLK #3	LES_CH15 #0 DBG_SWO #1
49	PF0		TIM0_CC0 #5 LETIM0_OUT0 #2	US1_CLK #2 I2C0_SDA #5 LEU0_TX #3	DBG_SWCLK #0/1/2/3
50	PF1		TIM0_CC1 #5 LETIM0_OUT1 #2	US1_CS #2 I2C0_SCL #5 LEU0_RX #3	DBG_SWDIO #0/1/2/3 GPIO_EM4WU3
51	PF2	LCD_SEG0	TIM0_CC2 #5	LEU0_TX #4	ACMP1_O #0 DBG_SWO #0 GPIO_EM4WU4
52	PF3	LCD_SEG1	TIM0_CDTI0 #2/5		PRS_CH0 #1 ETM_TD3 #1
53	PF4	LCD_SEG2	TIM0_CDTI1 #2/5		PRS_CH1 #1
54	PF5	LCD_SEG3	TIM0_CDTI2 #2/5		PRS_CH2 #1
55	IOVDD_5	Digital IO power supply 5.	<u>.</u>		

## **EFM<sup>®</sup>32**

### ...the world's most energy friendly microcontrollers

Alternate LOCATION								
Functionality	0	1	2	3	4	5	6	Description
ADC0_CH5	PD5							Analog to digital converter ADC0, input channel number 5.
ADC0_CH6	PD6							Analog to digital converter ADC0, input channel number 6.
ADC0_CH7	PD7							Analog to digital converter ADC0, input channel number 7.
BOOT_RX	PE11							Bootloader RX.
BOOT_TX	PE10							Bootloader TX.
BU_VIN	PD8							Battery input for Backup Power Domain
CMU_CLK0	PA2	PC12	PD7					Clock Management Unit, clock output number 0.
CMU_CLK1	PA1	PD8	PE12					Clock Management Unit, clock output number 1.
OPAMP_N0	PC5							Operational Amplifier 0 external negative input.
OPAMP_N1	PD7							Operational Amplifier 1 external negative input.
OPAMP_N2	PD3							Operational Amplifier 2 external negative input.
DAC0_OUT0 / OPAMP_OUT0	PB11							Digital to Analog Converter DAC0_OUT0 / OPAMP output channel number 0.
DAC0_OUT0ALT / OPAMP_OUT0ALT					PD0			Digital to Analog Converter DAC0_OUT0ALT / OPAMP alternative output for channel 0.
DAC0_OUT1 / OPAMP_OUT1	PB12							Digital to Analog Converter DAC0_OUT1 / OPAMP output channel number 1.
DAC0_OUT1ALT / OPAMP_OUT1ALT	PC12	PC13	PC14	PC15	PD1			Digital to Analog Converter DAC0_OUT1ALT / OPAMP alternative output for channel 1.
OPAMP_OUT2	PD5	PD0						Operational Amplifier 2 output.
OPAMP_P0	PC4							Operational Amplifier 0 external positive input.
OPAMP_P1	PD6							Operational Amplifier 1 external positive input.
OPAMP_P2	PD4							Operational Amplifier 2 external positive input.
								Debug-interface Serial Wire clock input.
DBG_SWCLK	PF0	PF0	PF0	PF0				Note that this function is enabled to pin out of reset, and has a built-in pull down.
								Debug-interface Serial Wire data input / output.
DBG_SWDIO	PF1	PF1	PF1	PF1				Note that this function is enabled to pin out of reset, and has a built-in pull up.
								Debug-interface Serial Wire viewer Output.
DBG_SWO	PF2	PC15	PD1	PD2				Note that this function is not enabled after reset, and must be enabled by software to be used.
ETM_TCLK	PD7		PC6	PA6				Embedded Trace Module ETM clock .
ETM_TD0	PD6		PC7	PA2				Embedded Trace Module ETM data 0.
ETM_TD1	PD3		PD3	PA3				Embedded Trace Module ETM data 1.
ETM_TD2	PD4		PD4	PA4				Embedded Trace Module ETM data 2.
ETM_TD3	PD5	PF3	PD5	PA5				Embedded Trace Module ETM data 3.
GPIO_EM4WU0	PA0							Pin can be used to wake the system up from EM4
GPIO_EM4WU1	PA6							Pin can be used to wake the system up from EM4
GPIO_EM4WU3	PF1							Pin can be used to wake the system up from EM4
GPIO_EM4WU4	PF2							Pin can be used to wake the system up from EM4
GPIO_EM4WU5	PE13							Pin can be used to wake the system up from EM4
HFXTAL_N	PB14							High Frequency Crystal negative pin. Also used as external optional clock input pin.
HFXTAL_P	PB13							High Frequency Crystal positive pin.
I2C0_SCL	PA1	PD7	PC7	-		PF1	PE13	I2C0 Serial Clock Line input / output.



Alternate			L	ΟΟΑΤΙΟ	N							
Functionality	0	1	2	3	4	5	6	Description				
US2_TX		PB3						USART2 Asynchronous Transmit.Also used as receive input in half duplex communication. USART2 Synchronous mode Master Output / Slave Input (MOSI).				

## 4.3 GPIO Pinout Overview

The specific GPIO pins available in *EFM32GG840* is shown in Table 4.3 (p. 59). Each GPIO port is organized as 16-bit ports indicated by letters A through F, and the individual pin on this port is indicated by a number from 15 down to 0.


#### Table 4.3. GPIO Pinout

Port	Pin 15	Pin 14	Pin 13	Pin 12	Pin 11	Pin 10	Pin 9	Pin 8	Pin 7	Pin 6	Pin 5	Pin 4	Pin 3	Pin 2	Pin 1	Pin 0
Port A	PA15	PA14	PA13	PA12	-	-	-	-	-	PA6	PA5	PA4	PA3	PA2	PA1	PA0
Port B	-	PB14	PB13	PB12	PB11	-	-	PB8	PB7	PB6	PB5	PB4	PB3	-	-	-
Port C	PC15	PC14	PC13	PC12	-	-	-	-	PC7	PC6	PC5	PC4	-	-	-	-
Port D	-	-	-	-	-	-	-	PD8	PD7	PD6	PD5	PD4	PD3	PD2	PD1	PD0
Port E	PE15	PE14	PE13	PE12	PE11	PE10	PE9	PE8	PE7	PE6	PE5	PE4	-	-	-	-
Port F	-	-	-	-	-	-	-	-	-	-	PF5	PF4	PF3	PF2	PF1	PF0

## 4.4 Opamp Pinout Overview

The specific opamp terminals available in EFM32GG840 is shown in Figure 4.2 (p. 59).

#### Figure 4.2. Opamp Pinout



# **5 PCB Layout and Soldering**

## 5.1 Recommended PCB Layout

### Figure 5.1. QFN64 PCB Land Pattern




Table 5.1. QFN64 PCB Land Pattern Dimensions (Dimensions in mm)


Symbol	Dim. (mm)	Symbol	Pin number	Symbol	Pin number
а	0.85	P1	1	P8	64
b	0.30	P2	16	P9	65
с	0.50	P3	17	-	-
d	8.90	P4	32	-	-
е	8.90	P5	33	-	-
f	7.20	P6	48	-	-
g	7.20	P7	49	-	-

# 6 Chip Marking, Revision and Errata

## 6.1 Chip Marking

In the illustration below package fields and position are shown.

Figure 6.1. Example Chip Marking (top view)



## 6.2 Revision

The revision of a chip can be determined from the "Revision" field in Figure 6.1 (p. 64).

## 6.3 Errata

Please see the errata document for EFM32GG840 for description and resolution of device erratas. This document is available in Simplicity Studio and online at: http://www.silabs.com/support/pages/document-library.aspx?p=MCUs--32-bit

### **EFM<sup>®</sup>32**

Updated GPIO information.

Updated LFRCO information.

Updated HFRCO information.

Updated ULFRCO information.

Updated ADC information.

Updated DAC information.

Updated OPAMP information.

Updated ACMP information.

Updated VCMP information.

Added AUXHFRCO information.

## 7.3 Revision 1.21

November 21st, 2013 Updated figures. Updated errata-link. Updated chip marking. Added link to Environmental and Quality information.

Re-added missing DAC-data.

## 7.4 Revision 1.20

September 30th, 2013

Added I2C characterization data.

Added SPI characterization data.

Corrected the DAC and OPAMP2 pin sharing information in the Alternate Functionality Pinout section.

Corrected GPIO operating voltage from 1.8 V to 1.85 V.

Updated that the EM2 current consumption test was carried out with only one RAM block enabled.

Corrected the ADC resolution from 12, 10 and 6 bit to 12, 8 and 6 bit.

Removed UART mentioned incorrectly in the QFN64 parts.

Updated Environmental information.

Updated trademark, disclaimer and contact information.

Other minor corrections.

## 7.5 Revision 1.10

June 28th, 2013

# A Disclaimer and Trademarks

## A.1 Disclaimer

Silicon Laboratories intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Laboratories products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Laboratories reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Silicon Laboratories shall have no liability for the consequences of use of the information supplied herein. This document does not imply or express copyright licenses granted hereunder to design or fabricate any integrated circuits. The products must not be used within any Life Support System without the specific written consent of Silicon Laboratories. A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Laboratories products are generally not intended for military applications. Silicon Laboratories products shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons.

## A.2 Trademark Information

Silicon Laboratories Inc., Silicon Laboratories, Silicon Labs, SiLabs and the Silicon Labs logo, CMEMS®, EFM, EFM32, EFR, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Ember®, EZLink®, EZMac®, EZRadio®, EZRadioPRO®, DSPLL®, ISO-modem®, Precision32®, ProSLIC®, SiPHY®, USBXpress® and others are trademarks or registered trademarks of Silicon Laboratories Inc. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. All other products or brand names mentioned herein are trademarks of their respective holders.