



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	20MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	17
Program Memory Size	14KB (8K x 14)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	512 x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 5.5V
Data Converters	A/D 12x10b; D/A 1x5b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	20-VFQFN Exposed Pad
Supplier Device Package	20-QFN (4x4)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16f1509-e-ml

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

2.0 ENHANCED MID-RANGE CPU

This family of devices contain an enhanced mid-range 8-bit CPU core. The CPU has 49 instructions. Interrupt capability includes automatic context saving. The hardware stack is 16 levels deep and has Overflow and Underflow Reset capability. Direct, Indirect, and Relative addressing modes are available. Two File Select Registers (FSRs) provide the ability to read program and data memory.

- · Automatic Interrupt Context Saving
- · 16-level Stack with Overflow and Underflow
- · File Select Registers
- Instruction Set



FIGURE 2-1: CORE BLOCK DIAGRAM



86990302	SUNCOSC (USCALAND WEI) disables)
HFINTOSC	
LFINTOSC	
IRCF <3:0>	$\neq 0$ $= 0$
System Clock	
9991077292	SINTONE (Risher FNEM or WET envisied)
HFINTOSC	2-ozie Sync I Romany
LFINTOSC	
IRCF <3:0>	$\neq 0$ $\chi = 0$
System Clock	
LENTOSC	
SPACESC	Crsclagaria Oslay 17, 2 organia Syster 2, Petrology
808 <20	
IRC8 <50> System Clock	

9.6 Register Definitions: Watchdog Timer Control

U-0	U-0	R/W-0/0	R/W-1/1	R/W-0/0	R/W-1/1	R/W-1/1	R/W-0/0	
_	_			WDTPS<4:0>	>		SWDTEN	
bit 7							bit 0	
Legend:								
R = Readable	bit	W = Writable	W = Writable bit U = Unimplemented bit, read as '0'					
u = Bit is unch	anged	x = Bit is unkr	nown	-n/n = Value a	at POR and BO	R/Value at all o	other Resets	
'1' = Bit is set		'0' = Bit is clea	ared					
bit 7-6	Unimplemen	ted: Read as '	0'					
bit 5-1	WDTPS<4:0>	: Watchdog Tir	mer Period S	elect bits ⁽¹⁾				
	Bit Value = P	Prescale Rate						
	11111 = Re:	served. Results	s in minimum	interval (1:32)				
	•							
	•							
	10011 = Re:	served. Results	s in minimum	interval (1:32)				
	10010 = 1 :8	388608 (2 ²³) (Interval 256s	nominal)				
	10001 = 1:4	194304 (2 ²²) (1	Interval 128s	nominal)				
	10000 = 1:2	097152 (2 ²¹) (1	Interval 64s n	ominal)				
	01111 = 1:1	1048576 (2 ²⁰) (Interval 32s nominal)						
	01110 = 1:5	24288 (2 ¹⁹) (In	iterval 16s no	minal)				
	01101 = 1:2	62144 (2 ¹⁰) (In	iterval 8s non	ninal)				
	01100 = 1:1	31072 (217) (In 5526 (Intoniol	iterval 4s non	inal) (Booot voluo)				
	01011 - 1.0 01010 = 1.3	2768 (Interval	25 nominal) (1s nominal)	Reset value)				
	01000 = 1:0 01001 = 1:1	6384 (Interval	512 ms nomii	nal)				
	01000 = 1:8	192 (Interval 2	56 ms nomina	al)				
	00111 = 1:4	096 (Interval 1	28 ms nomina	al)				
	00110 = 1:2	048 (Interval 6	4 ms nominal)				
	00101 = 1:1	024 (Interval 3	2 ms nominal)				
	00100 = 1:5	12 (Interval 16	ms nominal)					
	00011 = 1:2	29 (Interval 8 r	ns nominal)					
	00010 = 1.1	20 (Interval 2 m	s nominal)					
	00000 = 1:3	2 (Interval 1 m	s nominal)					
bit 0	SWDTEN: So	oftware Enable/	Disable for W	/atchdog Timer	bit			
	<u>If WDTE<1:0></u>	> = <u>1x</u> :						
	This bit is igno	ored.						
	If WDTE<1:0>	<u>> = 01</u> :						
	1 = WDI is to	urned on						
		a = 00						
	This bit is igno	<u> 00</u> . ored						

REGISTER 9-1: WDTCON: WATCHDOG TIMER CONTROL REGISTER

Note 1: Times are approximate. WDT time is based on 31 kHz LFINTOSC.

10.2.3 ERASING FLASH PROGRAM MEMORY

While executing code, program memory can only be erased by rows. To erase a row:

- 1. Load the PMADRH:PMADRL register pair with any address within the row to be erased.
- 2. Clear the CFGS bit of the PMCON1 register.
- 3. Set the FREE and WREN bits of the PMCON1 register.
- 4. Write 55h, then AAh, to PMCON2 (Flash programming unlock sequence).
- 5. Set control bit WR of the PMCON1 register to begin the erase operation.

See Example 10-2.

After the "BSF PMCON1, WR" instruction, the processor requires two cycles to set up the erase operation. The user must place two NOP instructions immediately following the WR bit set instruction. The processor will halt internal operations for the typical 2 ms erase time. This is not Sleep mode as the clocks and peripherals will continue to run. After the erase cycle, the processor will resume operation with the third instruction after the PMCON1 write instruction.

FLOWCHART Rev. 10-000048A 7/30/2013 Start Erase Operation **Disable Interrupts** (GIE = 0) Select Program or Configuration Memory (CFGS) Select Row Address (PMADRH:PMADRL) Select Erase Operation (FREE = 1) Enable Write/Erase Operation (WREN = 1) Unlock Sequence (See Note 1) CPU stalls while Erase operation completes (2 ms typical) Disable Write/Erase Operation (WREN = 0) Re-enable Interrupts (GIE = 1) End Erase Operation

FLASH PROGRAM

MEMORY ERASE

FIGURE 10-4:

Note 1: See Figure 10-3.

11.1 Alternate Pin Function

The Alternate Pin Function Control (APFCON) register is used to steer specific peripheral input and output functions between different pins. The APFCON register is shown in Register 11-1. For this device family, the following functions can be moved between different pins.

- <u>ss</u>
- T1G
- CLC1
- NCO1

bit 0

These bits have no effect on the values of any TRIS register. PORT and TRIS overrides will be routed to the correct pin. The unselected pin will be unaffected.

11.2 Register Definitions: Alternate Pin Function Control

REGISTER 11-1: APFCON: ALTERNATE PIN FUNCTION CONTROL REGISTER

U-0	U-0	U-0	R/W-0/0	R/W-0/0	U-0	R/W-0/0	R/W-0/0	
_	—	—	SSSEL	T1GSEL	_	CLC1SEL	NCO1SEL	
bit 7							bit 0	
Legend:								
R = Readable	bit	W = Writable	bit	U = Unimplen	nented bit, read	as '0'		
u = Bit is uncha	anged	x = Bit is unkr	nown	-n/n = Value a	t POR and BO	R/Value at all of	ther Resets	
'1' = Bit is set		'0' = Bit is clea	ared					
bit 7-5	Unimplemen	ted: Read as '	0'					
bit 4	SSSEL: Pin S	Selection bit						
	$1 = \overline{SS}$ func	tion is on RA3						
	0 = SS functions	tion is on RC6						
bit 3	bit 3 T1GSEL: Pin Selection bit							
	1 = T1G fun	ction is on RA3	3					
	0 = 11G fun	ction is on RA4	ł					
bit 2	bit 2 Unimplemented: Read as '0'							
bit 1	CLC1SEL: Pi	n Selection bit						
	1 = CLC1 fu	nction is on RC	C5					

- 0 = CLC1 function is on RA2
- **NCO1SEL:** Pin Selection bit 1 = NCO1 function is on RC6
 - 0 = NCO1 function is on RC1

ADC Clock	C Clock Period (TAD) Device Frequency (Fosc)					
ADC Clock Source	ADCS<2:0	20 MHz	16 MHz	8 MHz	4 MHz	1 MHz
Fosc/2	000	100 ns	125 ns	250 ns	500 ns	2.0 μs
Fosc/4	100	200 ns	250 ns	500 ns	1.0 μs	4.0 μs
Fosc/8	001	400 ns	500 ns	1.0 μs	2.0 μs	8.0 μs
Fosc/16	101	800 ns	1.0 μs	2.0 μs	4.0 μs	16.0 μs
Fosc/32	010	1.6 μs	2.0 μs	4.0 μs	8.0 μs	32.0 μs
Fosc/64	110	3.2 μs	4.0 μs	8.0 μs	16.0 μs	64.0 μs
FRC	x11	1.0-6.0 μs				

TABLE 15-1: ADC CLOCK PERIOD (TAD) Vs. DEVICE OPERATING FREQUENCIES

Legend: Shaded cells are outside of recommended range.

Note: The TAD period when using the FRC clock source can fall within a specified range, (see TAD parameter). The TAD period when using the FOSC-based clock source can be configured for a more precise TAD period. However, the FRC clock source must be used when conversions are to be performed with the device in Sleep mode.



FIGURE 15-2: ANALOG-TO-DIGITAL CONVERSION TAD CYCLES

18.1.3 SOFTWARE PROGRAMMABLE PRESCALER

A software programmable prescaler is available for exclusive use with Timer0. The prescaler is enabled by clearing the PSA bit of the OPTION_REG register.

Note:	The Watchdog Timer (WDT) uses its own
	independent prescaler.

There are eight prescaler options for the Timer0 module ranging from 1:2 to 1:256. The prescale values are selectable via the PS<2:0> bits of the OPTION_REG register. In order to have a 1:1 prescaler value for the Timer0 module, the prescaler must be disabled by setting the PSA bit of the OPTION_REG register.

The prescaler is not readable or writable. All instructions writing to the TMR0 register will clear the prescaler.

18.1.4 TIMER0 INTERRUPT

Timer0 will generate an interrupt when the TMR0 register overflows from FFh to 00h. The TMR0IF interrupt flag bit of the INTCON register is set every time the TMR0 register overflows, regardless of whether or not the Timer0 interrupt is enabled. The TMR0IF bit can only be cleared in software. The Timer0 interrupt enable is the TMR0IE bit of the INTCON register.

Note:	The Timer0 interrupt cannot wake the						
	processor from Sleep since the timer is						
	frozen during Sleep.						

18.1.5 8-BIT COUNTER MODE SYNCHRONIZATION

When in 8-Bit Counter mode, the incrementing edge on the T0CKI pin must be synchronized to the instruction clock. Synchronization can be accomplished by sampling the prescaler output on the Q2 and Q4 cycles of the instruction clock. The high and low periods of the external clocking source must meet the timing requirements as shown in **Section 29.0 "Electrical Specifications"**.

18.1.6 OPERATION DURING SLEEP

Timer0 cannot operate while the processor is in Sleep mode. The contents of the TMR0 register will remain unchanged while the processor is in Sleep mode.

19.0 TIMER1 MODULE WITH GATE CONTROL

The Timer1 module is a 16-bit timer/counter with the following features:

- 16-bit timer/counter register pair (TMR1H:TMR1L)
- Programmable internal or external clock source
- · 2-bit prescaler
- · Optionally synchronized comparator out
- Multiple Timer1 gate (count enable) sources

- · Interrupt on overflow
- Wake-up on overflow (external clock, Asynchronous mode only)
- ADC Auto-Conversion Trigger(s)
- Selectable Gate Source Polarity
- · Gate Toggle mode
- · Gate Single-Pulse mode
- · Gate Value Status
- · Gate Event Interrupt

Figure 19-1 is a block diagram of the Timer1 module.

T1GSS<1:0> Rev. 10-000018A 8/5/2013 T1GSPM T1G 🔀 00 T0 overflow 01 1 C1OUT_sync T1GVAL 10 0 D Q Single Pulse 0 Acq. Control C2OUT_sync 11 1 Q1-D ō T1GGO/DONE ___́ >СК T1GPOL O Interrupt TMR10N set bit R TMR1GIF T1GTM det TMR1GE set flag bit TMR1IF TMR10N EN TMR1⁽²⁾ T1_overflow Synchronized Clock Input TMR1H TMR1L D 0 1 T1CLK **T1SYNC** TMR1CS<1:0> OUT SOSCI/T1CKI LFINTOSC Secondary 11 Oscillator 1 SOSCO 10 Prescaler Synchronize⁽³⁾ 0 Fosc 1,2,4,8 01 Internal Clock det ΕN 00 2 Fosc/4 Fosc/2 Internal Clock T1CKPS<1:0> T1OSCEN Internal Sleep Clock Input (1) Secondary Clock To Clock Switching Module Note 1: ST Buffer is high speed type when using T1CKI. Timer1 register increments on rising edge. 2: 3: Synchronize does not operate while in Sleep.

FIGURE 19-1: TIMER1 BLOCK DIAGRAM

The I^2C interface supports the following modes and features:

- Master mode
- Slave mode
- Byte NACKing (Slave mode)
- · Limited Multi-master support
- · 7-bit and 10-bit addressing
- · Start and Stop interrupts
- Interrupt masking
- Clock stretching
- Bus collision detection
- General call address matching
- Address masking
- · Address Hold and Data Hold modes
- · Selectable SDAx hold times

Figure 21-2 is a block diagram of the I^2C interface module in Master mode. Figure 21-3 is a diagram of the I^2C interface module in Slave mode.

Note 1: In devices with more than one MSSP module, it is very important to pay close attention to SSPxCONx register names. SSPxCON1 and SSPxCON2 registers control different operational aspects of the same module, while SSPxCON1 and SSP2CON1 control the same features for two different modules.

2: Throughout this section, generic references to an MSSPx module in any of its operating modes may be interpreted as being equally applicable to MSSPx or MSSP2. Register names, module I/O signals, and bit names may use the generic designator 'x' to indicate the use of a numeral to distinguish a particular module when required.

FIGURE 21-2: MSSPX BLOCK DIAGRAM (I²C[™] MASTER MODE)



21.2.3 SPI MASTER MODE

The master can initiate the data transfer at any time because it controls the SCKx line. The master determines when the slave (Processor 2, Figure 21-5) is to broadcast data by the software protocol.

In Master mode, the data is transmitted/received as soon as the SSPxBUF register is written to. If the SPI is only going to receive, the SDOx output could be disabled (programmed as an input). The SSPxSR register will continue to shift in the signal present on the SDIx pin at the programmed clock rate. As each byte is received, it will be loaded into the SSPxBUF register as if a normal received byte (interrupts and Status bits appropriately set). The clock polarity is selected by appropriately programming the CKP bit of the SSPxCON1 register and the CKE bit of the SSPxSTAT register. This then, would give waveforms for SPI communication as shown in Figure 21-6, Figure 21-8, Figure 21-9 and Figure 21-10, where the MSb is transmitted first. In Master mode, the SPI clock rate (bit rate) is user programmable to be one of the following:

- Fosc/4 (or Tcy)
- Fosc/16 (or 4 * Tcy)
- Fosc/64 (or 16 * Tcy)
- Timer2 output/2
- Fosc/(4 * (SSPxADD + 1))

Figure 21-6 shows the waveforms for Master mode.

When the CKE bit is set, the SDOx data is valid before there is a clock edge on SCKx. The change of the input sample is shown based on the state of the SMP bit. The time when the SSPxBUF is loaded with the received data is shown.



FIGURE 21-6: SPI MODE WAVEFORM (MASTER MODE)

21.6.7 I²C MASTER MODE RECEPTION

Master mode reception (Figure 21-29) is enabled by programming the Receive Enable bit, RCEN bit of the SSPxCON2 register.

Note:	The MSSPx module must be in an Idle
	state before the RCEN bit is set or the
	RCEN bit will be disregarded.

The Baud Rate Generator begins counting and on each rollover, the state of the SCLx pin changes (high-to-low/low-to-high) and data is shifted into the SSPxSR. After the falling edge of the eighth clock, the receive enable flag is automatically cleared, the contents of the SSPxSR are loaded into the SSPxBUF, the BF flag bit is set, the SSPxIF flag bit is set and the Baud Rate Generator is suspended from counting, holding SCLx low. The MSSP is now in Idle state awaiting the next command. When the buffer is read by the CPU, the BF flag bit is automatically cleared. The user can then send an Acknowledge bit at the end of reception by setting the Acknowledge Sequence Enable, ACKEN bit of the SSPxCON2 register.

21.6.7.1 BF Status Flag

In receive operation, the BF bit is set when an address or data byte is loaded into SSPxBUF from SSPxSR. It is cleared when the SSPxBUF register is read.

21.6.7.2 SSPOV Status Flag

In receive operation, the SSPOV bit is set when eight bits are received into the SSPxSR and the BF flag bit is already set from a previous reception.

21.6.7.3 WCOL Status Flag

If the user writes the SSPxBUF when a receive is already in progress (i.e., SSPxSR is still shifting in a data byte), the WCOL bit is set and the contents of the buffer are unchanged (the write does not occur).

21.6.7.4 Typical Receive Sequence:

- 1. The user generates a Start condition by setting the SEN bit of the SSPxCON2 register.
- 2. SSPxIF is set by hardware on completion of the Start.
- 3. SSPxIF is cleared by software.
- 4. User writes SSPxBUF with the slave address to transmit and the R/W bit set.
- 5. Address is shifted out the SDAx pin until all eight bits are transmitted. Transmission begins as soon as SSPxBUF is written to.
- 6. The MSSP module shifts in the ACK bit from the slave device and writes its value into the ACKSTAT bit of the SSPxCON2 register.
- 7. The MSSP module generates an interrupt at the end of the ninth clock cycle by setting the SSPxIF bit.
- 8. User sets the RCEN bit of the SSPxCON2 register and the master clocks in a byte from the slave.
- 9. After the eighth falling edge of SCLx, SSPxIF and BF are set.
- 10. Master clears SSPxIF and reads the received byte from SSPxBUF, clears BF.
- 11. Master sets ACK value sent to slave in ACKDT bit of the SSPxCON2 register and initiates the ACK by setting the ACKEN bit.
- 12. Masters ACK is clocked out to the slave and SSPxIF is set.
- 13. User clears SSPxIF.
- 14. Steps 8-13 are repeated for each received byte from the slave.
- 15. Master sends a not ACK or Stop to end communication.

21.6.13.1 Bus Collision During a Start Condition

During a Start condition, a bus collision occurs if:

- a) SDA or SCL are sampled low at the beginning of the Start condition (Figure 21-33).
- b) SCL is sampled low before SDAx is asserted low (Figure 21-34).

During a Start condition, both the SDAx and the SCL pins are monitored.

If the SDA pin is already low, or the SCL pin is already low, then all of the following occur:

- the Start condition is aborted,
- · the BCL1IF flag is set and
- the MSSP module is reset to its Idle state (Figure 21-33).

The Start condition begins with the SDAx and SCLx pins deasserted. When the SDAx pin is sampled high, the Baud Rate Generator is loaded and counts down. If the SCLx pin is sampled low while SDAx is high, a bus collision occurs because it is assumed that another master is attempting to drive a data '1' during the Start condition.

If the SDAx pin is sampled low during this count, the BRG is reset and the SDAx line is asserted early (Figure 21-35). If, however, a '1' is sampled on the SDA pin, the SDA pin is asserted low at the end of the BRG count. The Baud Rate Generator is then reloaded and counts down to zero; if the SCL pin is sampled as '0' during this time, a bus collision does not occur. At the end of the BRG count, the SCL pin is asserted low.

Note: The reason that bus collision is not a factor during a Start condition is that no two bus masters can assert a Start condition at the exact same time. Therefore, one master will always assert SDAx before the other. This condition does not cause a bus collision because the two masters must be allowed to arbitrate the first address following the Start condition. If the address is the same, arbitration must be allowed to continue into the data portion, Repeated Start or Stop conditions.



FIGURE 21-33: BUS COLLISION DURING START CONDITION (SDAX ONLY)

22.3 Register Definitions: EUSART Control

REGISTER 22-1: TXSTA: TRANSMIT STATUS AND CONTROL REGISTER

R/W-/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R-1/1	R/W-0/0		
CSRC	TX9	TXEN ⁽¹⁾	SYNC	SENDB	BRGH	TRMT	TX9D		
bit 7	170	i),EI	01110	OLIDE	Briton		bit 0		
Legend:									
R = Readable	e bit	W = Writable	bit	U = Unimplemented bit, read as '0'					
u = Bit is unch	nanged	x = Bit is unkr	nown	-n/n = Value a	at POR and BOF	R/Value at all o	other Resets		
'1' = Bit is set		'0' = Bit is cle	ared						
bit 7	CSRC: Clock Asynchronous Don't care Synchronous 1 = Master r 0 = Slave m	Source Select <u>s mode</u> : <u>mode</u> : node (clock ge ode (clock fron	bit nerated interr n external sou	nally from BRG)				
bit 6	TX9: 9-bit Tra 1 = Selects 0 = Selects	ansmit Enable t 9-bit transmiss 8-bit transmiss	oit ion ion						
bit 5	TXEN: Transi 1 = Transmit 0 = Transmit	mit Enable bit ⁽¹ enabled disabled)						
bit 4	SYNC: EUSA 1 = Synchror 0 = Asynchror	ART Mode Sele nous mode onous mode	ct bit						
bit 3	bit 3 SENDB: Send Break Character bit <u>Asynchronous mode</u> : 1 = Send Sync Break on next transmission (cleared by hardware upon completion) 0 = Sync Break transmission completed <u>Synchronous mode</u> : Der/k serve								
bit 2	2 BRGH: High Baud Rate Select bit <u>Asynchronous mode</u> : 1 = High speed 0 = Low speed <u>Synchronous mode</u> : Unused in this mode								
bit 1	TRMT: Transi 1 = TSR emp 0 = TSR full	mit Shift Regist oty	er Status bit						
bit 0	TX9D: Ninth I Can be addre	bit of Transmit ess/data bit or a	Data ı parity bit.						
Note 1: SR	REN/CREN over	rides TXEN in	Sync mode.						

22.4.4 BREAK CHARACTER SEQUENCE

The EUSART module has the capability of sending the special Break character sequences that are required by the LIN bus standard. A Break character consists of a Start bit, followed by 12 '0' bits and a Stop bit.

To send a Break character, set the SENDB and TXEN bits of the TXSTA register. The Break character transmission is then initiated by a write to the TXREG. The value of data written to TXREG will be ignored and all '0's will be transmitted.

The SENDB bit is automatically reset by hardware after the corresponding Stop bit is sent. This allows the user to preload the transmit FIFO with the next transmit byte following the Break character (typically, the Sync character in the LIN specification).

The TRMT bit of the TXSTA register indicates when the transmit operation is active or idle, just as it does during normal transmission. See Figure 22-9 for the timing of the Break character sequence.

22.4.4.1 Break and Sync Transmit Sequence

The following sequence will start a message frame header made up of a Break, followed by an auto-baud Sync byte. This sequence is typical of a LIN bus master.

- 1. Configure the EUSART for the desired mode.
- 2. Set the TXEN and SENDB bits to enable the Break sequence.
- 3. Load the TXREG with a dummy character to initiate transmission (the value is ignored).
- 4. Write '55h' to TXREG to load the Sync character into the transmit FIFO buffer.
- 5. After the Break has been sent, the SENDB bit is reset by hardware and the Sync character is then transmitted.

When the TXREG becomes empty, as indicated by the TXIF, the next data byte can be written to TXREG.

Write to TXREG Dummy Write **BRG** Output (Shift Clock) TX (pin) Start bit bit 0 bit 1 bit 11 Stop bit Break TXIF bit (Transmit Interrupt Flag) TRMT bit (Transmit Shift Empty Flag) SENDB Sampled Here Auto Cleared SENDB (send Break control bit)

FIGURE 22-9: SEND BREAK CHARACTER SEQUENCE

22.4.5 RECEIVING A BREAK CHARACTER

The Enhanced EUSART module can receive a Break character in two ways.

The first method to detect a Break character uses the FERR bit of the RCSTA register and the received data as indicated by RCREG. The Baud Rate Generator is assumed to have been initialized to the expected baud rate.

A Break character has been received when;

- RCIF bit is set
- FERR bit is set
- RCREG = 00h

The second method uses the Auto-Wake-up feature described in **Section22.4.3 "Auto-Wake-up on Break"**. By enabling this feature, the EUSART will sample the next two transitions on RX/DT, cause an RCIF interrupt, and receive the next data byte followed by another interrupt.

Note that following a Break character, the user will typically want to enable the Auto-Baud Detect feature. For both methods, the user can set the ABDEN bit of the BAUDCON register before placing the EUSART in Sleep mode.



	TABLE 20-3. ENHANCED MID-KANGE INSTRUCTION SET									
Mnen	nonic,	Description		14-Bit Opcode				Status	Notes	
Oper	rands			MSb			LSb	Affected		
BYTE-ORIENTED FILE REGISTER OPERATIONS										
ADDWF	f, d	Add W and f	1	00	0111	dfff	ffff	C, DC, Z	2	
ADDWFC	f, d	Add with Carry W and f	1	11	1101	dfff	ffff	C, DC, Z	2	
ANDWF	f, d	AND W with f	1	00	0101	dfff	ffff	Z	2	
ASRF	f, d	Arithmetic Right Shift	1	11	0111	dfff	ffff	C, Z	2	
LSLF	f, d	Logical Left Shift	1	11	0101	dfff	ffff	C, Z	2	
LSRF	f, d	Logical Right Shift	1	11	0110	dfff	ffff	C, Z	2	
CLRF	f	Clear f	1	00	0001	lfff	ffff	Z	2	
CLRW	_	Clear W	1	00	0001	0000	00xx	Z		
COMF	f, d	Complement f	1	00	1001	dfff	ffff	Z	2	
DECF	f. d	Decrement f	1	00	0011	dfff	ffff	z	2	
INCF	f. d	Increment f	1	00	1010	dfff	ffff	z	2	
IORWE	f. d	Inclusive OR W with f	1	0.0	0100	dfff	ffff	Z	2	
MOVE	f. d	Move f	1	0.0	1000	dfff	ffff	z	2	
MOVWE	f	Move W to f	1	0.0	0000	1fff	ffff	_	2	
RIF	f d	Rotate Left f through Carry	1	00	1101	dfff	ffff	С	2	
RRF	f d	Rotate Right f through Carry	1	0.0	1100	dfff	ffff	C	2	
SUBWE	f d	Subtract W from f	1	00	0010	dfff	ffff		2	
SUBWEB	f d	Subtract with Borrow W from f	1	11	1011	dfff	ffff		2	
SWAPE	f d	Swap nibbles in f	1	00	1110	dfff	ffff	0, 00, 2	2	
	f d	Exclusive OP W with f	1	00	0110	dfff dfff	L L L L	7	2	
XOIWI	1, U	BYTE ORIENTEI		ONS	0110	ulli		2	2	
	fd	Decrement f Skin if 0	1(2)		1011	dfff	ttt		1.2	
DECESZ	f d	Decrement f, Skip if 0	1(2)	00	1111	JEEE			1, 2	
INCFSZ	1, u	Increment I, Skip II 0	1(2)	00		aiii	IIII		Ι, Ζ	
		BIT-ORIENTED FILE	REGISTER OPER	RATION	NS					
BCF	f, b	Bit Clear f	1	01	00bb	bfff	ffff		2	
BSF	f, b	Bit Set f	1	01	01bb	bfff	ffff		2	
	•	BIT-ORIENTED	SKIP OPERATIO	NS	•	•	•			
BTFSC	f, b	Bit Test f, Skip if Clear	1 (2)	01	10bb	bfff	ffff		1, 2	
BTFSS	f, b	Bit Test f, Skip if Set	1 (2)	01	11bb	bfff	ffff		1, 2	
LITERAL OPERATIONS										
ADDLW	k	Add literal and W	1	11	1110	kkkk	kkkk	C, DC, Z		
ANDLW	k	AND literal with W	1	11	1001	kkkk	kkkk	Z		
IORLW	k	Inclusive OR literal with W	1	11	1000	kkkk	kkkk	Z		
MOVLB	k	Move literal to BSR	1	00	0000	001k	kkkk			
MOVLP	k	Move literal to PCLATH	1	11	0001	1kkk	kkkk			
MOVLW	k	Move literal to W	1	11	0000	kkkk	kkkk			
SUBLW	k	Subtract W from literal	1	11	1100	kkkk	kkkk	C, DC, Z		
XORLW	k	Exclusive OR literal with W	1	11	1010	kkkk	kkkk	Z		

TABLE 28-3: ENHANCED MID-RANGE INSTRUCTION SET

Note 1: If the Program Counter (PC) is modified, or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

2: If this instruction addresses an INDF register and the MSb of the corresponding FSR is set, this instruction will require one additional instruction cycle.

TABLE 29-2: SUPPLY CURRENT (IDD)^(1,2)

PIC16LF	1508/9	Standard Operating Conditions (unless otherwise stated)						
PIC16F1	508/9							
Param.	Device		T 4		Unite		Conditions	
No.	Characteristics	MIN.	турт	wax.	Units	VDD	Note	
D010		-	8	20	μA	1.8	Fosc = 32 kHz,	
		—	10	25	μA	3.0	LP Oscillator, -40°C \leq TA \leq +85°C	
D010		_	15	31	μA	2.3	Fosc = 32 kHz,	
		17	33	μA	3.0	LP Oscillator, $40^{\circ}C < T_{0} < \pm 85^{\circ}C$		
		—	21	39	μA	5.0	-40 C \leq TA \leq $+85$ C	
D011		—	60	100	μA	1.8	Fosc = 1 MHz,	
		—	100	180	μA	3.0	XT Oscillator	
D011		_	100	180	μA	2.3	Fosc = 1 MHz,	
		—	130	220	μA	3.0	XT Oscillator	
		—	170	280	μA	5.0		
D012		_	140	240	μA	1.8	Fosc = 4 MHz,	
		—	250	360	μA	3.0	XT Oscillator	
D012		—	210	320	μA	2.3	Fosc = 4 MHz,	
		—	280	410	μA	3.0	XT Oscillator	
		—	340	500	μA	5.0		
D013		—	30	65	μA	1.8	Fosc = 1 MHz,	
		—	55	100	μA	3.0	External Clock (ECM), Medium Power mode	
D013		_	65	110	μA	2.3	Fosc = 1 MHz,	
		—	85	140	μA	3.0	External Clock (ECM),	
		—	115	190	μA	5.0	Medium Power mode	
D014		—	115	190	μA	1.8	Fosc = 4 MHz,	
		—	210	310	μA	3.0	External Clock (ECM), Medium Power mode	
D014		_	180	270	μA	2.3	Fosc = 4 MHz,	
		—	240	365	μA	3.0	External Clock (ECM),	
		—	295	460	μA	5.0	Medium Power mode	
D015		—	3.2	12	μA	1.8	Fosc = 31 kHz,	
		—	5.4	20	μA	3.0	LFINTOSC, -40°C \leq Ta \leq +85°C	
D015		_	13	28	μA	2.3	Fosc = 31 kHz,	
		_	15	30	μA	3.0	LFINTOSC,	
		_	17	36	μA	5.0	-40°C ≤ IA ≤ +85°C	
	T I				1		· · · · · · · · · · · · · · · · · · ·	

These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: The test conditions for all IDD measurements in active operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to Vss; MCLR = VDD; WDT disabled.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.

3: For RC oscillator configurations, current through REXT is not included. The current through the resistor can be extended by the formula IR = VDD/2REXT (mA) with REXT in $k\Omega$.















