



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	20MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	17
Program Memory Size	14KB (8K x 14)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	512 x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 5.5V
Data Converters	A/D 12x10b; D/A 1x5b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	20-SOIC (0.295", 7.50mm Width)
Supplier Device Package	20-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16f1509-e-so

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

2.1 Automatic Interrupt Context Saving

During interrupts, certain registers are automatically saved in shadow registers and restored when returning from the interrupt. This saves stack space and user code. See **Section 7.5 "Automatic Context Saving"**, for more information.

2.2 16-Level Stack with Overflow and Underflow

These devices have a hardware stack memory 15 bits wide and 16 words deep. A Stack Overflow or Underflow will set the appropriate bit (STKOVF or STKUNF) in the PCON register, and if enabled, will cause a software Reset. See **Section 3.5 "Stack"** for more details.

2.3 File Select Registers

There are two 16-bit File Select Registers (FSR). FSRs can access all file registers and program memory, which allows one Data Pointer for all memory. When an FSR points to program memory, there is one additional instruction cycle in instructions using INDF to allow the data to be fetched. General purpose memory can now also be addressed linearly, providing the ability to access contiguous data larger than 80 bytes. There are also new instructions to support the FSRs. See **Section 3.6 "Indirect Addressing"** for more details.

2.4 Instruction Set

There are 49 instructions for the enhanced mid-range CPU to support the features of the CPU. See **Section 28.0 "Instruction Set Summary"** for more details.

PIC16(L)F1508/9

8899000000	LENTORC (ESCM and WEF disables)
HFINTOSC	Cedelletor Deltay ⁰³ - 2-cycler Syre,
LFINTOSC	
IRCF <3:0>	$\neq 0$ $\chi = 0$
System Clock	
9991N772292	SINYCORE (Elliner FREM or WET envisied)
HFINTOSC	
LFINTOSC	
IRCF <3:0>	$\neq 0 \qquad \chi = 0$
System Clock	
LENGOSC	
SENTOSC	Crysgenz Osity" 2 Zeyes Oyst, C. Runchy
	±.9X
480.8 <3032	
BRGP <5:0> System Clock	

7.3 Interrupts During Sleep

Some interrupts can be used to wake from Sleep. To wake from Sleep, the peripheral must be able to operate without the system clock. The interrupt source must have the appropriate Interrupt Enable bit(s) set prior to entering Sleep.

On waking from Sleep, if the GIE bit is also set, the processor will branch to the interrupt vector. Otherwise, the processor will continue executing instructions after the SLEEP instruction. The instruction directly after the SLEEP instruction will always be executed before branching to the ISR. Refer to **Section 8.0 "Power-Down Mode (Sleep)"** for more details.

7.4 INT Pin

The INT pin can be used to generate an asynchronous edge-triggered interrupt. This interrupt is enabled by setting the INTE bit of the INTCON register. The INTEDG bit of the OPTION_REG register determines on which edge the interrupt will occur. When the INTEDG bit is set, the rising edge will cause the interrupt. When the INTEDG bit is clear, the falling edge will cause the interrupt. The INTF bit of the INTCON register will be set when a valid edge appears on the INT pin. If the GIE and INTE bits are also set, the processor will redirect program execution to the interrupt vector.

7.5 Automatic Context Saving

Upon entering an interrupt, the return PC address is saved on the stack. Additionally, the following registers are automatically saved in the shadow registers:

- W register
- STATUS register (except for TO and PD)
- BSR register
- FSR registers
- PCLATH register

Upon exiting the Interrupt Service Routine, these registers are automatically restored. Any modifications to these registers during the ISR will be lost. If modifications to any of these registers are desired, the corresponding shadow register should be modified and the value will be restored when exiting the ISR. The shadow registers are available in Bank 31 and are readable and writable. Depending on the user's application, other registers may also need to be saved.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page		
ADCON0	—			CHS<4:0>			GO/DONE	ADON	134		
ADCON1	ADFM		ADCS<2:0>			_	ADPRE	F<1:0>	135		
ADCON2		TRIGSE	EL<3:0>			_	_		136		
ADRESH	ADC Result	ADC Result Register High									
ADRESL	ADC Result	ADC Result Register Low									
ANSELA	—			ANSA4		ANSA2	ANSA1	ANSA0	110		
ANSELB	—		ANSB5	ANSB4		_	_		114		
ANSELC	ANSC7	ANSC6			ANSC3	ANSC2	ANSC1	ANSC0	118		
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	75		
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	_	TMR2IE	TMR1IE	76		
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	_	TMR2IF	TMR1IF	79		
TRISA	—		TRISA5	TRISA4	—(1)	TRISA2	TRISA1	TRISA0	109		
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	-	—	_	-	113		
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	117		
FVRCON	FVREN	FVRRDY	TSEN	TSRNG	CDAFV	′R<1:0>	ADFVF	R<1:0>	125		

 TABLE 15-3:
 SUMMARY OF REGISTERS ASSOCIATED WITH ADC

Legend: x = unknown, u = unchanged, - = unimplemented read as '0', q = value depends on condition. Shaded cells are not used for ADC module.

Note 1: Unimplemented, read as '1'.

19.9 Register Definitions: Timer1 Control

REGISTER 19-1: T1CON: TIMER1 CONTROL REGISTER

R/W-0/u	R/W-0/u	R/W-0/u	R/W-0/u	R/W-0/u	R/W-0/u	U-0	R/W-0/u				
TMR1C	S<1:0>	T1CKP	S<1:0>	T1OSCEN	T1SYNC	—	TMR10N				
bit 7							bit 0				
Legend:											
R = Readable	bit	W = Writable I	oit	U = Unimplemented bit, read as '0'							
u = Bit is unch	anged	x = Bit is unkn	own	-n/n = Value a	at POR and BO	R/Value at all	other Resets				
'1' = Bit is set		'0' = Bit is clea	ared								
bit 7-6 bit 5-4	TMR1CS<1:0 11 = Timer1 c 10 = Timer1 c <u>If T1OSC</u> External <u>If T1OSC</u> Crystal o 01 = Timer1 c 00 = Timer1 c T1CKPS<1:0 11 = 1:8 Pres 10 = 1:4 Pres	 >: Timer1 Clock lock source is I lock source is p <u>CEN = 0</u>: clock from T1C <u>CEN = 1</u>: iscillator on SO lock source is i lock source is i >: Timer1 Input cale value cale value 	k Source Sele FINTOSC bin or oscillato CKI pin (on the SCI/SOSCO p system clock (nstruction clock t Clock Presca	ect bits or: e rising edge) bins (Fosc) ck (Fosc/4) ale Select bits							
	01 = 1:2 Pres 00 = 1:1 Pres	cale value cale value									
bit 3	T1OSCEN: Lf 1 = Secondar 0 = Secondar	P Oscillator Enary oscillator circ	able Control b cuit enabled fo cuit disabled fo	it or Timer1 or Timer1							
bit 2	T1SYNC: Tim 1 = Do not sy 0 = Synchron	er1 Synchroniz /nchronize asyr iize asynchrono	zation Control nchronous clo ous clock inpu	bit ck input it with system c	lock (Fosc)						
bit 1	Unimplement	ted: Read as 'd)'								
bit 0	TMR1ON: Tin	ner1 On bit									
	1 = Enables ⁻ 0 = Stops Tin	Timer1 ner1 and clears	Timer1 gate	flip-flop							

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELA	—	—	—	ANSA4	—	ANSA2	ANSA1	ANSA0	110
APFCON	—	—	—	SSSEL	T1GSEL	—	CLC1SEL	NCO1SEL	107
INTCON	GIE	PEIE	TMR0IE	TMR0IE INTE IOCIE TMR0IF INTF		INTF	IOCIF	75	
OSCSTAT	SOSCR	—	OSTS	HFIOFR	—	_	LFIOFR	HFIOFS	60
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	_	TMR2IE	TMR1IE	76
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	_	TMR2IF	TMR1IF	79
TMR1H	Holding Regi	ster for the M	ost Significar	t Byte of the	16-bit TMR1 (Count			159*
TMR1L	Holding Regi	ster for the Le	east Significa	nt Byte of the	16-bit TMR1	Count			159*
TRISA	—	_	TRISA5	TRISA4	_(1)	TRISA2	TRISA1	TRISA0	109
T1CON	TMR1C	S<1:0>	T1CKP	S<1:0>	T10SCEN	T1SYNC	—	TMR10N	163
T1GCON	TMR1GE	T1GPOL	T1GTM	T1GSPM	T1GGO/ DONE	T1GVAL	T1GS	S<1:0>	164

TABLE 19-5: SUMMARY OF REGISTERS ASSOCIATED WITH TIMER1

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by the Timer1 module.

* Page provides register information.

Note 1: Unimplemented, read as '1'.

20.0 TIMER2 MODULE

The Timer2 module incorporates the following features:

- 8-bit Timer and Period registers (TMR2 and PR2, respectively)
- Readable and writable (both registers)
- Software programmable prescaler (1:1, 1:4, 1:16, and 1:64)
- Software programmable postscaler (1:1 to 1:16)
- Interrupt on TMR2 match with PR2

See Figure 20-1 for a block diagram of Timer2.

FIGURE 20-1: TIMER2 BLOCK DIAGRAM



FIGURE 20-2: TIMER2 TIMING DIAGRAM

	L	Rev. 10.0000304 7/30/2013
Fosc/4		
Prescale	1:4	
PR2	0x03	
TMR2 0x00 0x01 0x02	0x03	0x00 X 0x01 X 0x02 X
T2_match	Pulse Width ⁽¹⁾	
Note 1: The Pulse Width of T2_match is equal to	the scaled inpu	it of TMR2.

21.2.3 SPI MASTER MODE

The master can initiate the data transfer at any time because it controls the SCKx line. The master determines when the slave (Processor 2, Figure 21-5) is to broadcast data by the software protocol.

In Master mode, the data is transmitted/received as soon as the SSPxBUF register is written to. If the SPI is only going to receive, the SDOx output could be disabled (programmed as an input). The SSPxSR register will continue to shift in the signal present on the SDIx pin at the programmed clock rate. As each byte is received, it will be loaded into the SSPxBUF register as if a normal received byte (interrupts and Status bits appropriately set). The clock polarity is selected by appropriately programming the CKP bit of the SSPxCON1 register and the CKE bit of the SSPxSTAT register. This then, would give waveforms for SPI communication as shown in Figure 21-6, Figure 21-8, Figure 21-9 and Figure 21-10, where the MSb is transmitted first. In Master mode, the SPI clock rate (bit rate) is user programmable to be one of the following:

- Fosc/4 (or Tcy)
- Fosc/16 (or 4 * Tcy)
- Fosc/64 (or 16 * Tcy)
- Timer2 output/2
- Fosc/(4 * (SSPxADD + 1))

Figure 21-6 shows the waveforms for Master mode.

When the CKE bit is set, the SDOx data is valid before there is a clock edge on SCKx. The change of the input sample is shown based on the state of the SMP bit. The time when the SSPxBUF is loaded with the received data is shown.



FIGURE 21-6: SPI MODE WAVEFORM (MASTER MODE)

PIC16(L)F1508/9



21.5.6 CLOCK STRETCHING

Clock stretching occurs when a device on the bus holds the SCLx line low, effectively pausing communication. The slave may stretch the clock to allow more time to handle data or prepare a response for the master device. A master device is not concerned with stretching as anytime it is active on the bus and not transferring data it is stretching. Any stretching done by a slave is invisible to the master software and handled by the hardware that generates SCLx.

The CKP bit of the SSPxCON1 register is used to control stretching in software. Any time the CKP bit is cleared, the module will wait for the SCLx line to go low and then hold it. Setting CKP will release SCLx and allow more communication.

21.5.6.1 Normal Clock Stretching

Following an \overline{ACK} if the R/W bit of SSPxSTAT is set, a read request, the slave hardware will clear CKP. This allows the slave time to update SSPxBUF with data to transfer to the master. If the SEN bit of SSPxCON2 is set, the slave hardware will always stretch the clock after the \overline{ACK} sequence. Once the slave is ready, CKP is set by software and communication resumes.

- Note 1: The BF bit has no effect on if the clock will be stretched or not. This is different than previous versions of the module that would not stretch the clock, clear CKP, if SSPxBUF was read before the ninth falling edge of SCLx.
 - 2: Previous versions of the module did not stretch the clock for a transmission if SSPxBUF was loaded before the ninth falling edge of SCLx. It is now always cleared for read requests.

21.5.6.2 10-bit Addressing Mode

In 10-bit Addressing mode, when the UA bit is set, the clock is always stretched. This is the only time the SCLx is stretched without CKP being cleared. SCLx is released immediately after a write to SSPxADD.

Note:	Previous versions of the module did not
	stretch the clock if the second address byte
	did not match.

21.5.6.3 Byte NACKing

When the AHEN bit of SSPxCON3 is set; CKP is cleared by hardware after the eighth falling edge of SCLx for a received matching address byte. When the DHEN bit of SSPxCON3 is set, CKP is cleared after the eighth falling edge of SCLx for received data.

Stretching after the eighth falling edge of SCLx allows the slave to look at the received address or data and decide if it wants to ACK the received data.

21.5.7 CLOCK SYNCHRONIZATION AND THE CKP BIT

Any time the CKP bit is cleared, the module will wait for the SCLx line to go low and then hold it. However, clearing the CKP bit will not assert the SCLx output low until the SCLx output is already sampled low. Therefore, the CKP bit will not assert the SCLx line until an external l^2C master device has already asserted the SCLx line. The SCLx output will remain low until the CKP bit is set and all other devices on the l^2C bus have released SCLx. This ensures that a write to the CKP bit will not violate the minimum high time requirement for SCLx (see Figure 21-23).



FIGURE 21-23: CLOCK SYNCHRONIZATION TIMING

21.6.5 I²C MASTER MODE REPEATED START CONDITION TIMING

A Repeated Start condition (Figure 21-27) occurs when the RSEN bit of the SSPxCON2 register is programmed high and the master state machine is no longer active. When the RSEN bit is set, the SCLx pin is asserted low. When the SCLx pin is sampled low, the Baud Rate Generator is loaded and begins counting. The SDAx pin is released (brought high) for one Baud Rate Generator count (TBRG). When the Baud Rate Generator times out, if SDAx is sampled high, the SCLx pin will be deasserted (brought high). When SCLx is sampled high, the Baud Rate Generator is reloaded and begins counting. SDAx and SCLx must be sampled high for one TBRG. This action is then followed by assertion of the SDAx pin (SDAx = 0) for one TBRG while SCLx is high. SCLx is asserted low. Following this, the RSEN bit of the SSPxCON2 register will be

automatically cleared and the Baud Rate Generator will not be reloaded, leaving the SDAx pin held low. As soon as a Start condition is detected on the SDAx and SCLx pins, the S bit of the SSPxSTAT register will be set. The SSPxIF bit will not be set until the Baud Rate Generator has timed out.

- Note 1: If RSEN is programmed while any other event is in progress, it will not take effect.
 - 2: A bus collision during the Repeated Start condition occurs if:
 - SDAx is sampled low when SCLx goes from low-to-high.
 - SCLx goes low before SDAx is asserted low. This may indicate that another master is attempting to transmit a data '1'.



FIGURE 21-27: REPEAT START CONDITION WAVEFORM

PIC16(L)F1508/9



21.7 BAUD RATE GENERATOR

The MSSP module has a Baud Rate Generator available for clock generation in both I²C and SPI Master modes. The Baud Rate Generator (BRG) reload value is placed in the SSPxADD register (Register 21-6). When a write occurs to SSPxBUF, the Baud Rate Generator will automatically begin counting down.

Once the given operation is complete, the internal clock will automatically stop counting and the clock pin will remain in its last state.

An internal signal "Reload" in Figure 21-40 triggers the value from SSPxADD to be loaded into the BRG counter. This occurs twice for each oscillation of the

module clock line. The logic dictating when the reload signal is asserted depends on the mode the MSSP is being operated in.

Table 21-4 demonstrates clock rates based on instruction cycles and the BRG value loaded into SSPxADD.

EQUATION 21-1:

$$FCLOCK = \frac{FOSC}{(SSPxADD+1)(4)}$$

FIGURE 21-40: BAUD RATE GENERATOR BLOCK DIAGRAM



Note: Values of 0x00, 0x01 and 0x02 are not valid for SSPxADD when used as a Baud Rate Generator for I²C. This is an implementation limitation.

TABLE 21-4: MSSP CLOCK RATE W/BRG

Fosc	Fcy	BRG Value	FCLOCK (Two Rollovers of BRG)
16 MHz	4 MHz	09h	400 kHz
16 MHz	4 MHz	0Ch	308 kHz
16 MHz	4 MHz	27h	100 kHz
4 MHz	1 MHz	09h	100 kHz

Note: Refer to the I/O port electrical and timing specifications in Table 29-9 and Figure 29-7 to ensure the system is designed to support the I/O timing requirements.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
BAUDCON	ABDOVF	RCIDL		SCKP	BRG16		WUE	ABDEN	235
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	75
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	—	TMR2IE	TMR1IE	76
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	—	TMR2IF	TMR1IF	79
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	234*
SPBRGL				BRG	<7:0>				236*
SPBRGH				BRG<	:15:8>				236*
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	113
TXREG	EUSART T	ransmit Da	ta Register						225
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	233

TABLE 22-1: SUMMARY OF REGISTERS ASSOCIATED WITH ASYNCHRONOUS TRANSMISSION

Legend: — = unimplemented location, read as '0'. Shaded cells are not used for asynchronous transmission.

* Page provides register information.

		SYNC = 0, BRGH = 0, BRG16 = 0											
BAUD	Fosc = 20.000 MHz			Fosc = 18.432 MHz			Fosc = 16.000 MHz			Fosc	Fosc = 11.0592 MHz		
RATE	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	
300	_	_	_	_	_	_	_	_	_	_	_	_	
1200	1221	1.73	255	1200	0.00	239	1202	0.16	207	1200	0.00	143	
2400	2404	0.16	129	2400	0.00	119	2404	0.16	103	2400	0.00	71	
9600	9470	-1.36	32	9600	0.00	29	9615	0.16	25	9600	0.00	17	
10417	10417	0.00	29	10286	-1.26	27	10417	0.00	23	10165	-2.42	16	
19.2k	19.53k	1.73	15	19.20k	0.00	14	19.23k	0.16	12	19.20k	0.00	8	
57.6k	_	_	_	57.60k	0.00	7	—	—	_	57.60k	0.00	2	
115.2k	—	_	_	—	_	—	—	_	_	—	_	_	

TABLE 22-5: BAUD RATES FOR ASYNCHRONOUS MODES

		SYNC = 0, BRGH = 0, BRG16 = 0													
BAUD	Fosc = 8.000 MHz			Fosc = 4.000 MHz			Fosc	= 3.686	4 MHz	Fos	Fosc = 1.000 MHz				
RATE	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)			
300	_	_	_	300	0.16	207	300	0.00	191	300	0.16	51			
1200	1202	0.16	103	1202	0.16	51	1200	0.00	47	1202	0.16	12			
2400	2404	0.16	51	2404	0.16	25	2400	0.00	23	—	—	—			
9600	9615	0.16	12	—	_	_	9600	0.00	5	—	_	_			
10417	10417	0.00	11	10417	0.00	5	_	_	_	—	_	_			
19.2k		_	_	—	_	_	19.20k	0.00	2	_	_	_			
57.6k	—	_	_	—	_	_	57.60k	0.00	0	—	_	_			
115.2k	—	—	_	—	_		_	—	_	—	—	_			

		SYNC = 0, BRGH = 1, BRG16 = 0													
BAUD	Fosc = 20.000 MHz			Fosc = 18.432 MHz			Fosc = 16.000 MHz			Fosc	Fosc = 11.0592 MHz				
RATE	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)			
300	—	—	—	—	_	_		—	—	_	—	_			
1200	—	—	—	—	—	_	—	—	—	—	—	—			
2400	—	—	—	—	—	—	—	—	—	—	_	_			
9600	9615	0.16	129	9600	0.00	119	9615	0.16	103	9600	0.00	71			
10417	10417	0.00	119	10378	-0.37	110	10417	0.00	95	10473	0.53	65			
19.2k	19.23k	0.16	64	19.20k	0.00	59	19.23k	0.16	51	19.20k	0.00	35			
57.6k	56.82k	-1.36	21	57.60k	0.00	19	58.82k	2.12	16	57.60k	0.00	11			
115.2k	113.64k	-1.36	10	115.2k	0.00	9	111.1k	-3.55	8	115.2k	0.00	5			

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u			
LCxG1D4T	LCxG1D4N	LCxG1D3T	LCxG1D3N	LCxG1D2T	LCxG1D2N	LCxG1D1T	LCxG1D1N			
bit 7							bit 0			
Legend:										
R = Readable bit		W = Writable bit		U = Unimplemented bit, read as '0'						
u = Bit is unchanged		x = Bit is unknown		-n/n = Value at POR and BOR/Value at all other Resets						
'1' = Bit is set		'0' = Bit is clea	ared							
bit 7	LCxG1D4T: G	Gate 1 Data 4 T	rue (non-inve	rted) bit						
	1 = Icxd4T is	gated into lcxg1								
0 = lcxd4T is not gated into lcxg1										
bit 6	LCxG1D4N: (Gate 1 Data 4 I	Negated (inve	rted) bit						
	1 = lcxd4N is 0 = lcxd4N is	gated into Icxo	g1 Jexa1							
bit 5	LCxG1D3T: O									
	1 = Icxd3T is	is gated into log1								
	0 = Icxd3T is not gated into Icxg1									
bit 4	LCxG1D3N:	Gate 1 Data 3 I	Negated (inve	rted) bit						
	1 = lcxd3N is	gated into lcxg	g1							
h # 0	0 = 1000 is not gated into 1000									
DIL 3	$1 = \log d 2T$ is	ate i Dala 2 i	rue (non-inve	ned) bit						
	0 = lcxd2T is	not gated into	lcxg1							
bit 2	LCxG1D2N:	Gate 1 Data 2 I	Negated (inve	rted) bit						
	1 = Icxd2N is	gated into lcxg	g1							
	0 = Icxd2N is	not gated into	lcxg1							
bit 1	LCxG1D1T: C	Gate 1 Data 1 T	rue (non-inve	rted) bit						
	1 = lcxd1T is	gated into loxg	j1 Joya1							
bit 0		Tiol galed Into Cate 1 Data 1 I	Negated (inve	rted) bit						
bit 0	1 = lcxd1N is	dated into love	negaleu (inve n1	neu) bit						
	0 = lcxd1N is	not gated into	lcxg1							

REGISTER 24-5: CLCxGLS0: GATE 1 LOGIC SELECT REGISTER



FIGURE 26-2: TYPICAL CWG OPERATION WITH PWM1 (NO AUTO-SHUTDOWN)

26.5 **Dead-Band Control**

Dead-band control provides for non-overlapping output signals to prevent shoot-through current in power switches. The CWG contains two 6-bit dead-band counters. One dead-band counter is used for the rising edge of the input source control. The other is used for the falling edge of the input source control.

Dead band is timed by counting CWG clock periods from zero up to the value in the rising or falling deadband counter registers. See CWGxDBR and CWGxDBF registers (Register 26-4 and Register 26-5, respectively).

26.6 **Rising Edge Dead Band**

The rising edge dead-band delays the turn-on of the CWGxA output from when the CWGxB output is turned off. The rising edge dead-band time starts when the rising edge of the input source signal goes true. When this happens, the CWGxB output is immediately turned off and the rising edge dead-band delay time starts. When the rising edge dead-band delay time is reached, the CWGxA output is turned on.

The CWGxDBR register sets the duration of the deadband interval on the rising edge of the input source signal. This duration is from 0 to 64 counts of dead band.

Dead band is always counted off the edge on the input source signal. A count of 0 (zero), indicates that no dead band is present.

If the input source signal is not present for enough time for the count to be completed, no output will be seen on the respective output.

26.7 Falling Edge Dead Band

The falling edge dead band delays the turn-on of the CWGxB output from when the CWGxA output is turned off. The falling edge dead-band time starts when the falling edge of the input source goes true. When this happens, the CWGxA output is immediately turned off and the falling edge dead-band delay time starts. When the falling edge dead-band delay time is reached, the CWGxB output is turned on.

The CWGxDBF register sets the duration of the deadband interval on the falling edge of the input source signal. This duration is from 0 to 64 counts of dead band.

Dead band is always counted off the edge on the input source signal. A count of 0 (zero), indicates that no dead band is present.

If the input source signal is not present for enough time for the count to be completed, no output will be seen on the respective output.

Refer to Figure 26-3 and Figure 26-4 for examples.



3:

TvLOW 2.7 µs typical.

PIC16(L)F1508/9



FIGURE 30-70: LFINTOSC FREQUENCY OVER VDD AND TEMPERATURE, PIC16LF1508/9 ONLY





20-Lead Plastic Shrink Small Outline (SS) – 5.30 mm Body [SSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLIMETERS			
Dimension	n Limits	MIN	NOM	MAX	
Number of Pins	Ν		20		
Pitch	е	0.65 BSC			
Overall Height	Α	_	-	2.00	
Molded Package Thickness	A2	1.65	1.75	1.85	
Standoff	A1	0.05	-	-	
Overall Width	Е	7.40	7.80	8.20	
Molded Package Width	E1	5.00	5.30	5.60	
Overall Length	D	6.90	7.20	7.50	
Foot Length	L	0.55	0.75	0.95	
Footprint	L1	1.25 REF			
Lead Thickness	С	0.09	-	0.25	
Foot Angle	φ	0°	4°	8°	
Lead Width	b	0.22	_	0.38	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.20 mm per side.

- 3. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-072B