



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	20MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	17
Program Memory Size	14KB (8K x 14)
Program Memory Type	FLASH
EEPROM Size	·
RAM Size	512 x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 5.5V
Data Converters	A/D 12x10b; D/A 1x5b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	20-VFQFN Exposed Pad
Supplier Device Package	20-QFN (4x4)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16f1509-i-ml

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

2.1 Automatic Interrupt Context Saving

During interrupts, certain registers are automatically saved in shadow registers and restored when returning from the interrupt. This saves stack space and user code. See **Section 7.5 "Automatic Context Saving"**, for more information.

2.2 16-Level Stack with Overflow and Underflow

These devices have a hardware stack memory 15 bits wide and 16 words deep. A Stack Overflow or Underflow will set the appropriate bit (STKOVF or STKUNF) in the PCON register, and if enabled, will cause a software Reset. See **Section 3.5 "Stack"** for more details.

2.3 File Select Registers

There are two 16-bit File Select Registers (FSR). FSRs can access all file registers and program memory, which allows one Data Pointer for all memory. When an FSR points to program memory, there is one additional instruction cycle in instructions using INDF to allow the data to be fetched. General purpose memory can now also be addressed linearly, providing the ability to access contiguous data larger than 80 bytes. There are also new instructions to support the FSRs. See **Section 3.6 "Indirect Addressing"** for more details.

2.4 Instruction Set

There are 49 instructions for the enhanced mid-range CPU to support the features of the CPU. See **Section 28.0 "Instruction Set Summary"** for more details.

FIGURE 3-7:	ACCESSING THE STA	CK EXAMPLE	4
			Rev. 10-00043D 7/592013
			~
	0x0F	Return Address	_
	0x0E	Return Address	
	0x0D	Return Address	
	0x0C	Return Address	
	0x0B	Return Address	
	0x0A	Return Address	When the stack is full, the next CALL or
	0x09	Return Address	an interrupt will set the Stack Pointer to
	0x08	Return Address	the stack will wrap and overwrite the
	0x07	Return Address	return address at 0x00. If the Stack
	0x06	Return Address	Reset will occur and location 0x00 will
	0x05	Return Address	not be overwritten.
	0x04	Return Address	
	0x03	Return Address	
	0x02	Return Address	1
	0x01	Return Address	
TO	SH:TOSL 0x00	Return Address	STKPTR = 0x10
		L	\neg \neg \neg

3.5.2 OVERFLOW/UNDERFLOW RESET

If the STVREN bit in Configuration Words is programmed to '1', the device will be reset if the stack is PUSHed beyond the sixteenth level or POPed beyond the first level, setting the appropriate bits (STKOVF or STKUNF, respectively) in the PCON register.

3.6 Indirect Addressing

The INDFn registers are not physical registers. Any instruction that accesses an INDFn register actually accesses the register at the address specified by the File Select Registers (FSR). If the FSRn address specifies one of the two INDFn registers, the read will return '0' and the write will not occur (though Status bits may be affected). The FSRn register value is created by the pair FSRnH and FSRnL.

The FSR registers form a 16-bit address that allows an addressing space with 65536 locations. These locations are divided into three memory regions:

- Traditional Data Memory
- Linear Data Memory
- Program Flash Memory

7.3 Interrupts During Sleep

Some interrupts can be used to wake from Sleep. To wake from Sleep, the peripheral must be able to operate without the system clock. The interrupt source must have the appropriate Interrupt Enable bit(s) set prior to entering Sleep.

On waking from Sleep, if the GIE bit is also set, the processor will branch to the interrupt vector. Otherwise, the processor will continue executing instructions after the SLEEP instruction. The instruction directly after the SLEEP instruction will always be executed before branching to the ISR. Refer to **Section 8.0 "Power-Down Mode (Sleep)"** for more details.

7.4 INT Pin

The INT pin can be used to generate an asynchronous edge-triggered interrupt. This interrupt is enabled by setting the INTE bit of the INTCON register. The INTEDG bit of the OPTION_REG register determines on which edge the interrupt will occur. When the INTEDG bit is set, the rising edge will cause the interrupt. When the INTEDG bit is clear, the falling edge will cause the interrupt. The INTF bit of the INTCON register will be set when a valid edge appears on the INT pin. If the GIE and INTE bits are also set, the processor will redirect program execution to the interrupt vector.

7.5 Automatic Context Saving

Upon entering an interrupt, the return PC address is saved on the stack. Additionally, the following registers are automatically saved in the shadow registers:

- W register
- STATUS register (except for TO and PD)
- BSR register
- FSR registers
- PCLATH register

Upon exiting the Interrupt Service Routine, these registers are automatically restored. Any modifications to these registers during the ISR will be lost. If modifications to any of these registers are desired, the corresponding shadow register should be modified and the value will be restored when exiting the ISR. The shadow registers are available in Bank 31 and are readable and writable. Depending on the user's application, other registers may also need to be saved.

R/W-0/0	R/W-0/0	R/W-0/0	U-0	R/W-0/0	R/W-0/0	U-0	U-0
OSFIE	C2IE	C1IE		BCL1IE	NCO1IE		
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'	
u = Bit is uncha	anged	x = Bit is unkr	iown	-n/n = Value	at POR and BO	R/Value at all c	ther Resets
'1' = Bit is set		'0' = Bit is clea	ared				
bit 7	OSFIE: Oscill	ator Fail Interru	upt Enable bit	:			
	1 = Enables f	the Oscillator F	ail interrupt				
	0 = Disables	the Oscillator F	ail interrupt				
bit 6	C2IE: Compa	rator C2 Interru	ipt Enable bit	:			
	1 = Enables t	the Comparato	r C2 interrupt				
h:+ C		the Comparato	or C2 interrup				
DIT 5	Cile: Compa	rator C1 Interru	Ipt Enable bit				
	1 = Enables 0 = Disables	the Comparato	r C1 interrupt	t			
bit 4	Unimplemen	ted: Read as ')'				
bit 3	BCL1IE: MSS	SP Bus Collisio	n Interrupt Er	nable bit			
	1 = Enables t	the MSSP Bus	Collision Inte	rrupt			
	0 = Disables	the MSSP Bus	Collision Inte	errupt			
bit 2	NCO1IE: Nun	nerically Contro	olled Oscillato	or Interrupt Ena	ble bit		
	1 = Enables f	the NCO interru	upt				
	0 = Disables	the NCO interr	upt				
bit 1-0	Unimplemen	ted: Read as ')'				
Note: Bit	PEIE of the IN	TCON register	must be				

REGISTER 7-3:	PIE2: PERIPHERAL INTERRUPT ENABLE REGISTER 2

set to enable any peripheral interrupt.

12.6 Register Definitions: Interrupt-on-Change Control

REGISTER 12-1: IOCAP: INTERRUPT-ON-CHANGE PORTA POSITIVE EDGE REGISTER

U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	
_	_	IOCAP5	IOCAP4	IOCAP3	IOCAP2	IOCAP1	IOCAP0	
bit 7							bit 0	
Legend:								
R = Readable bit		W = Writable bi	t	U = Unimplemented bit, read as '0'				
u = Bit is unchanged x = Bit is unknown			-n/n = Value at POR and BOR/Value at all other Resets					
'1' = Bit is set		'0' = Bit is clear	ed					

bit 7-6 Unimplemented: Read as '0'

bit 5-0

bit 5-0

bit 5-0

IOCAP<5:0>: Interrupt-on-Change PORTA Positive Edge Enable bits

1 = Interrupt-on-Change enabled on the pin for a positive going edge. IOCAFx bit and IOCIF flag will be set upon detecting an edge.

0 = Interrupt-on-Change disabled for the associated pin.

REGISTER 12-2: IOCAN: INTERRUPT-ON-CHANGE PORTA NEGATIVE EDGE REGISTER

U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
_	_	IOCAN5	IOCAN4	IOCAN3	IOCAN2	IOCAN1	IOCAN0
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-6 Unimplemented: Read as '0'

IOCAN<5:0>: Interrupt-on-Change PORTA Negative Edge Enable bits

- 1 = Interrupt-on-Change enabled on the pin for a negative going edge. IOCAFx bit and IOCIF flag will be set upon detecting an edge.
- 0 = Interrupt-on-Change disabled for the associated pin.

REGISTER 12-3: IOCAF: INTERRUPT-ON-CHANGE PORTA FLAG REGISTER

U-0	U-0	R/W/HS-0/0	R/W/HS-0/0	R/W/HS-0/0	R/W/HS-0/0	R/W/HS-0/0	R/W/HS-0/0
—	—	IOCAF5	IOCAF4	IOCAF3	IOCAF2	IOCAF1	IOCAF0
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	HS - Bit is set in hardware

bit 7-6 Unimplemented: Read as '0'

IOCAF<5:0>: Interrupt-on-Change PORTA Flag bits

1 = An enabled change was detected on the associated pin.

Set when IOCAPx = 1 and a rising edge was detected on RAx, or when IOCANx = 1 and a falling edge was detected on RAx.

0 = No change was detected, or the user cleared the detected change.

15.1 ADC Configuration

When configuring and using the ADC the following functions must be considered:

- Port configuration
- Channel selection
- ADC voltage reference selection
- ADC conversion clock source
- Interrupt control
- · Result formatting

15.1.1 PORT CONFIGURATION

The ADC can be used to convert both analog and digital signals. When converting analog signals, the I/O pin should be configured for analog by setting the associated TRIS and ANSEL bits. Refer to **Section 11.0 "I/O Ports"** for more information.

Note:	Analog voltages on any pin that is defined									
	as a digital input may cause the input									
	buffer to conduct excess current.									

15.1.2 CHANNEL SELECTION

There are 15 channel selections available:

- AN<11:0> pins
- · Temperature Indicator
- DAC1_output
- FVR buffer1

The CHS bits of the ADCON0 register determine which channel is connected to the sample and hold circuit.

When changing channels, a delay (TACQ) is required before starting the next conversion. Refer to **Section 15.2.6 "ADC Conversion Procedure"** for more information.

15.1.3 ADC VOLTAGE REFERENCE

The ADC module uses a positive and a negative voltage reference. The positive reference is labeled ref+ and the negative reference is labeled ref-.

The positive voltage reference (ref+) is selected by the ADPREF bits in the ADCON1 register. The positive voltage reference source can be:

- VREF+ pin
- Vdd

The negative voltage reference (ref-) source is:

Vss

15.1.4 CONVERSION CLOCK

The source of the conversion clock is software selectable via the ADCS bits of the ADCON1 register. There are seven possible clock options:

- Fosc/2
- Fosc/4
- Fosc/8
- Fosc/16
- Fosc/32
- Fosc/64
- · FRC (internal RC oscillator)

The time to complete one bit conversion is defined as TAD. One full 10-bit conversion requires 11.5 TAD periods as shown in Figure 15-2.

For correct conversion, the appropriate TAD specification must be met. Refer to the ADC conversion requirements in **Section 29.0 "Electrical Specifications"** for more information. Table 15-1 gives examples of appropriate ADC clock selections.

Note: Unless using the FRC, any changes in the system clock frequency will change the ADC clock frequency, which may adversely affect the ADC result.

17.8 Register Definitions: Comparator Control

R/W-0/0	R-0/0	R/W-0/0	R/W-0/0	U-0	R/W-1/1	R/W-0/0	R/W-0/0
CxON	CxOUT	CxOE	CxPOL		CxSP	CxHYS	CxSYNC
bit 7							bit 0
							
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimple	emented bit, read	d as '0'	
u = Bit is unch	anged	x = Bit is unkr	nown	-n/n = Value	e at POR and BC	R/Value at all	other Resets
'1' = Bit is set		'0' = Bit is cle	ared				
hit 7	CYON: Com	parator Englia	hit				
DIL 7			DIL				
	1 = Compara0 = Compara	itor is disabled	and consumes	no active po	wer		
bit 6	CxOUT: Com	parator Output	bit	·			
	<u>If CxPOL = 1</u>	(inverted polar	<u>ity):</u>				
	1 = CxVP <	CxVN					
	0 = CxVP > 0	CxVN	oclority):				
	1 = CxVP > 1	<u>(non-inverteu j</u> CxVN	<u>Jolanty).</u>				
	0 = CxVP <	CxVN					
bit 5	CxOE: Comp	parator Output I	Enable bit				
	1 = CxOUT i	is present on th	e CxOUT pin. F	Requires that	the associated T	RIS bit be clea	red to actually
	drive the	pin. Not affect	ed by CxON.				
h:+ 4	0 = CXOOT	is internal only		1			
DIT 4		nparator Output	Polarity Selec	t Dit			
	1 = Compara0 = Compara	itor output is inv	ot inverted				
bit 3	Unimplemer	nted: Read as '	0'				
bit 2	CxSP: Comp	arator Speed/F	ower Select bi	t			
	1 = Compara	tor mode in no	rmal power, hig	her speed			
	0 = Compara	itor mode in lov	v-power, low-sp	beed			
bit 1	CxHYS: Con	nparator Hyster	esis Enable bit				
	1 = Compara	ator hysteresis	enabled				
	0 = Compara	ator hysteresis	disabled				
bit 0	CXSYNC: Co	omparator Outp	ut Synchronou	s Mode bit		T	
	⊥ = Compara	ator output to I	falling edge of	pin is synch Timer1 clock	ironous to chang source	jes on Timer1	CIOCK SOURCE.
	0 = Compara	ator output to T	imer1 and I/O	bin is asynchi	ronous		
		P		- ,			

REGISTER 17-1: CMxCON0: COMPARATOR Cx CONTROL REGISTER 0

21.3 I²C MODE OVERVIEW

The Inter-Integrated Circuit Bus (I²C) is a multi-master serial data communication bus. Devices communicate in a master/slave environment where the master devices initiate the communication. A slave device is controlled through addressing.

The I²C bus specifies two signal connections:

- · Serial Clock (SCLx)
- Serial Data (SDAx)

Figure 21-2 and Figure 21-3 show the block diagrams of the MSSP module when operating in I²C mode.

Both the SCLx and SDAx connections are bidirectional open-drain lines, each requiring pull-up resistors for the supply voltage. Pulling the line to ground is considered a logical zero and letting the line float is considered a logical one.

Figure 21-11 shows a typical connection between two processors configured as master and slave devices.

The I^2C bus can operate with one or more master devices and one or more slave devices.

There are four potential modes of operation for a given device:

- Master Transmit mode (master is transmitting data to a slave)
- Master Receive mode (master is receiving data from a slave)
- Slave Transmit mode (slave is transmitting data to a master)
- Slave Receive mode (slave is receiving data from the master)

To begin communication, a master device starts out in Master Transmit mode. The master device sends out a Start bit followed by the address byte of the slave it intends to communicate with. This is followed by a single Read/Write bit, which determines whether the master intends to transmit to or receive data from the slave device.

If the requested slave exists on the bus, it will respond with an Acknowledge bit, otherwise known as an ACK. The master then continues in either Transmit mode or Receive mode and the slave continues in the complement, either in Receive mode or Transmit mode, respectively.

A Start bit is indicated by a high-to-low transition of the SDAx line while the SCLx line is held high. Address and data bytes are sent out, Most Significant bit (MSb) first. The Read/Write bit is sent out as a logical one when the master intends to read data from the slave, and is sent out as a logical zero when it intends to write data to the slave.

FIGURE 21-11: I²C MASTER/ SLAVE CONNECTION



The Acknowledge bit (ACK) is an active-low signal, which holds the SDAx line low to indicate to the transmitter that the slave device has received the transmitted data and is ready to receive more.

The transition of a data bit is always performed while the SCLx line is held low. Transitions that occur while the SCLx line is held high are used to indicate Start and Stop bits.

If the master intends to write to the slave, then it repeatedly sends out a byte of data, with the slave responding after each byte with an \overrightarrow{ACK} bit. In this example, the master device is in Master Transmit mode and the slave is in Slave Receive mode.

If the master intends to read from the slave, then it repeatedly receives a byte of data from the slave, and responds after each byte with an \overline{ACK} bit. In this example, the master device is in Master Receive mode and the slave is Slave Transmit mode.

On the last byte of data communicated, the master device may end the transmission by sending a Stop bit. If the master device is in Receive mode, it sends the Stop bit in place of the last ACK bit. A Stop bit is indicated by a low-to-high transition of the SDAx line while the SCLx line is held high.

In some cases, the master may want to maintain control of the bus and re-initiate another transmission. If so, the master device may send another Start bit in place of the Stop bit or last ACK bit when it is in receive mode.

The I²C bus specifies three message protocols;

- Single message where a master writes data to a slave.
- Single message where a master reads data from a slave.
- Combined message where a master initiates a minimum of two writes, or two reads, or a combination of writes and reads, to one or more slaves.

21.5.8 GENERAL CALL ADDRESS SUPPORT

The addressing procedure for the I^2C bus is such that the first byte after the Start condition usually determines which device will be the slave addressed by the master device. The exception is the general call address which can address all devices. When this address is used, all devices should, in theory, respond with an acknowledge.

The general call address is a reserved address in the I²C protocol, defined as address 0x00. When the GCEN bit of the SSPxCON2 register is set, the slave module will automatically \overline{ACK} the reception of this address regardless of the value stored in SSPxADD. After the slave clocks in an address of all zeros with the R/W bit clear, an interrupt is generated and slave software can read SSPxBUF and respond. Figure 21-24 shows a General Call reception sequence.

In 10-bit Address mode, the UA bit will not be set on the reception of the general call address. The slave will prepare to receive the second byte as data, just as it would in 7-bit mode.

If the AHEN bit of the SSPxCON3 register is set, just as with any other address reception, the slave hardware will stretch the clock after the eighth falling edge of SCLx. The slave must then set its ACKDT value and release the clock with communication progressing as it would normally.

FIGURE 21-24: SLAVE MODE GENERAL CALL ADDRESS SEQUENCE



21.5.9 SSPx MASK REGISTER

An SSPx Mask (SSPxMSK) register (Register 21-5) is available in I²C Slave mode as a mask for the value held in the SSPxSR register during an address comparison operation. A zero ('0') bit in the SSPxMSK register has the effect of making the corresponding bit of the received address a "don't care".

This register is reset to all '1's upon any Reset condition and, therefore, has no effect on standard SSPx operation until written with a mask value.

The SSPx Mask register is active during:

- 7-bit Address mode: address compare of A<7:1>.
- 10-bit Address mode: address compare of A<7:0> only. The SSPx mask has no effect during the reception of the first (high) byte of the address.

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0		R-0/0	R-0/0	R-0/0			
SPEN	RX9	SREN	CREN	ADDEN		FERR	OERR	RX9D			
bit 7								bit C			
Legend:											
R = Readable	e bit	W = Writable	bit	U = Unimple	eme	ented bit, rea	d as '0'				
u = Bit is unc	hanged	x = Bit is unk	nown	-n/n = Value	e at	POR and BC	OR/Value at all o	other Resets			
'1' = Bit is set	t	'0' = Bit is cle	ared								
bit 7	SPEN: Seria	I Port Enable b	it								
	1 = Serial po 0 = Serial po	ort enabled (con ort disabled (he	nfigures RX/D ld in Reset)	T and TX/CK	pins	s as serial po	ort pins)				
bit 6	RX9: 9-bit Re	eceive Enable I	oit								
	1 = Selects 0 = Selects	9-bit reception 8-bit reception									
bit 5	SREN: Singl	e Receive Enal	ole bit								
	<u>Asynchronou</u>	Asynchronous mode:									
	Don't care	Don't care									
	Synchronous	Synchronous mode – Master:									
	\perp = Enables 0 = Disables	1 = Enables single receive									
	This bit is cle	This bit is cleared after reception is complete.									
	Synchronous	Synchronous mode – Slave									
	Don't care										
bit 4	CREN: Conti	CREN: Continuous Receive Enable bit									
	Asynchronou	Asynchronous mode:									
	1 = Enables 0 = Disables	1 = Enables receiver									
	Synchronous	Synchronous mode:									
	1 = Enables	1 = Enables continuous receive until enable bit CREN is cleared (CREN overrides SREN)									
	0 = Disables	s continuous re	ceive			· ·					
bit 3	ADDEN: Add	dress Detect Er	able bit								
	<u>Asynchronou</u>	Asynchronous mode 9-bit (RX9 = 1):									
	1 = Enables	address detec	tion, enable in	terrupt and lo	ad t	he receive b	uffer when RSF	R<8> is set			
	0 = Disables	0 = Disables address detection, all bytes are received and ninth bit can be used as parity bitAsynchronous mode 8-bit (RX9 = 0):									
	Don't care		<u>0.00_01</u> .								
bit 2	FERR: Fram	ing Error bit									
	1 = Framing	error (can be u	pdated by rea	ading RCREG	G reg	gister and red	ceive next valid	byte)			
	0 = No fram	ing error		-							
bit 1	OERR: Over	run Error bit									
	1 = Overrun	error (can be c	leared by clea	aring bit CREI	N)						
h:+ 0		run error	Detr								
dit U	RX9D: Ninth	bit of Received	i Data	4 and at 14			C				
	This can be a	This can be address/data bit or a parity bit and must be calculated by user firmware.									

REGISTER 22-2: RCSTA: RECEIVE STATUS AND CONTROL REGISTER

FIGURE 22-12	SYNCHRONOUS RECEPTION	(MASTER MODE SREN)
FIGURE ZZ-IZ.	STNUTKUNUUS RECEPTIUN	(WASTER WODE, SREN)

RX/DT bit 0 bit 2 bit 3 bit 4 bit 5 bit 6 bit	7
TX/CK pin (SCKP = 0)	1
TX/CK pin (SCKP = 1) Write to bit SREN	J
SREN bit	٦ '۵'
RCIF bit (Interrupt)	
Read RCREG Note: Timing diagram demonstrates Svnc Master mode with bit SREN = 1 and bit BRGH = 0.	ŕ

TABLE 22-8:SUMMARY OF REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER
RECEPTION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
BAUDCON	ABDOVF	RCIDL	_	SCKP	BRG16	_	WUE	ABDEN	235
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	75
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	_	TMR2IE	TMR1IE	76
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	_	TMR2IF	TMR1IF	79
RCREG			EUS	ART Receiv	ve Data Reg	gister			228*
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	234
SPBRGL	BRG<7:0>								
SPBRGH	BRG<15:8>								236*
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	113
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	233

Legend: — = unimplemented location, read as '0'. Shaded cells are not used for synchronous master reception.

* Page provides register information.

22.5.2 SYNCHRONOUS SLAVE MODE

The following bits are used to configure the EUSART for synchronous slave operation:

- SYNC = 1
- CSRC = 0
- SREN = 0 (for transmit); SREN = 1 (for receive)
- CREN = 0 (for transmit); CREN = 1 (for receive)
- SPEN = 1

Setting the SYNC bit of the TXSTA register configures the device for synchronous operation. Clearing the CSRC bit of the TXSTA register configures the device as a slave. Clearing the SREN and CREN bits of the RCSTA register ensures that the device is in the Transmit mode, otherwise the device will be configured to receive. Setting the SPEN bit of the RCSTA register enables the EUSART.

22.5.2.1 EUSART Synchronous Slave Transmit

The operation of the Synchronous Master and Slave
modesareidentical(seeSection22.5.1.3 "SynchronousMasterTransmission"), except in the case of the Sleep mode.

If two words are written to the TXREG and then the SLEEP instruction is executed, the following will occur:

- 1. The first character will immediately transfer to the TSR register and transmit.
- 2. The second word will remain in the TXREG register.
- 3. The TXIF bit will not be set.
- After the first character has been shifted out of TSR, the TXREG register will transfer the second character to the TSR and the TXIF bit will now be set.
- If the PEIE and TXIE bits are set, the interrupt will wake the device from Sleep and execute the next instruction. If the GIE bit is also set, the program will call the Interrupt Service Routine.
- 22.5.2.2 Synchronous Slave Transmission Set-up:
- 1. Set the SYNC and SPEN bits and clear the CSRC bit.
- 2. Clear the ANSEL bit for the CK pin (if applicable).
- 3. Clear the CREN and SREN bits.
- If interrupts are desired, set the TXIE bit of the PIE1 register and the GIE and PEIE bits of the INTCON register.
- 5. If 9-bit transmission is desired, set the TX9 bit.
- 6. Enable transmission by setting the TXEN bit.
- 7. If 9-bit transmission is selected, insert the Most Significant bit into the TX9D bit.
- 8. Start transmission by writing the Least Significant eight bits to the TXREG register.

TABLE 22-9:SUMMARY OF REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE
TRANSMISSION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
BAUDCON	ABDOVF	RCIDL	_	SCKP	BRG16	_	WUE	ABDEN	235
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	75
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	—	TMR2IE	TMR1IE	76
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	_	TMR2IF	TMR1IF	79
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	234
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	113
TXREG	EUSART Transmit Data Register								225*
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	233

Legend: — = unimplemented location, read as '0'. Shaded cells are not used for synchronous slave transmission.

Page provides register information.

TABLE 26-2:	SUMMARY OF	REGISTERS	ASSOCIATED	WITH CWG
-------------	------------	-----------	------------	----------

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELA		—		ANSA4	—	ANSA2	ANSA1	ANSA0	110
CWG1CON0	G1EN	G10EB	G10EA	G1POLB	G1POLA			G1CS0	287
CWG1CON1	G1ASD	LB<1:0>	G1ASD	LA<1:0>	_	-	G1IS	288	
CWG1CON2	G1ASE	G1ARSEN	_	_	G1ASDSC2	G1ASDSC1	G1ASDSFLT	G1ASDSCLC2	289
CWG1DBF	-	_			CV	VG1DBF<5:0>			290
CWG1DBR	_	_		CWG1DBR<5:0>					
TRISA	_	—	TRISA5	TRISA4	_(1)	TRISA2	TRISA1	TRISA0	109
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	117

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by CWG.

Note 1: Unimplemented, read as '1'.

TABLE 29-5: MEMORY PROGRAMMING SPECIFICATIONS

	-	• •					
Param. No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions
		Program Memory Programming Specifications					
D110	VIHH	Voltage on MCLR/VPP pin	8.0	_	9.0	V	(Note 2)
D112	VPBE	VDD for Bulk Erase	2.7	_	VDDMAX	V	
D113	VPEW	VDD for Write or Row Erase	VDDMIN	_	VDDMAX	V	
D114	IPPPGM	Current on MCLR/VPP during Erase/Write	_	1.0	—	mA	
D115	IDDPGM	Current on VDD during Erase/Write	—	5.0	—	mA	
D121	Ep	Program Flash Memory Cell Endurance	10K		_	E/W	-40°C ≤ TA ≤ +85°C (Note 1)
D122	VPRW	VDD for Read/Write	VDDMIN		VDDMAX	V	
D123	Tiw	Self-timed Write Cycle Time	_	2	2.5	ms	
D124	TRETD	Characteristic Retention	—	40	_	Year	Provided no other specifications are violated
D125	EHEFC	High-Endurance Flash Cell	100K		_	E/W	$0^{\circ}C \le TA \le +60^{\circ}C$, lower byte last 128 addresses

Standard Operating Conditions (unless otherwise stated)

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Self-write and Block Erase.

2: Required only if single-supply programming is disabled.

TABLE 29-6: THERMAL CHARACTERISTICS

Standard Operating Conditions (unless otherwise stated)									
Param. No.	Sym.	Characteristic	Тур.	Units	Conditions				
TH01	θJA	Thermal Resistance Junction to Ambient	62.2	°C/W	20-pin DIP package				
			77.7	°C/W	20-pin SOIC package				
			87.3	°C/W	20-pin SSOP package				
			46.2	°C/W	20-pin QFN 4X4mm package				
			32.8	°C/W	20-pin UQFN 4X4mm package				
TH02	θJC	Thermal Resistance Junction to Case	27.5	°C/W	20-pin DIP package				
			23.1	°C/W	20-pin SOIC package				
			31.1	°C/W	20-pin SSOP package				
			13.2	°C/W	20-pin QFN 4X4mm package				
			27.4	°C/W	20-pin UQFN 4X4mm package				
TH03	TJMAX	Maximum Junction Temperature	150	°C					
TH04	PD	Power Dissipation	_	W	PD = PINTERNAL + PI/O				
TH05	PINTERNAL	Internal Power Dissipation	_	W	PINTERNAL = IDD x VDD ⁽¹⁾				
TH06	Pi/o	I/O Power Dissipation		W	$PI/O = \Sigma (IOL * VOL) + \Sigma (IOH * (VDD - VOH))$				
TH07	PDER	Derated Power		W	Pder = PDmax (Τj - Τa)/θja ⁽²⁾				

Standard Operating Conditions (unless otherwise stated)

Note 1: IDD is current to run the chip alone without driving any load on the output pins.

2: TA = Ambient Temperature; TJ = Junction Temperature

FIGURE 29-8: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING



TABLE 29-10: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER AND BROWN-OUT RESET PARAMETERS

Standard Operating Conditions (unless otherwise stated)									
Param. No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions		
30	ТмсL	MCLR Pulse Width (low)	2	—	_	μS			
31	Twdtlp	Low-Power Watchdog Timer Time-out Period	10	16	27	ms	VDD = 3.3V-5V, 1:16 Prescaler used		
32	Tost	Oscillator Start-up Timer Period ⁽¹⁾		1024		Tosc			
33*	TPWRT	Power-up Timer Period	40	65	140	ms	PWRTE = 0		
34*	Tioz	I/O high-impedance from MCLR Low or Watchdog Timer Reset		—	2.0	μS			
35	VBOR	Brown-out Reset Voltage ⁽²⁾	2.55	2.70	2.85	V	BORV = 0		
			2.35 1.80	2.45 1.90	2.58 2.05	V V	BORV = 1 (PIC16LF1508/9) BORV = 1 (PIC16LF1508/9)		
36*	VHYST	Brown-out Reset Hysteresis	0	25	75	mV	$-40^{\circ}C \leq TA \leq +85^{\circ}C$		
37*	TBORDC	Brown-out Reset DC Response Time	1	16	35	μS	$VDD \leq VBOR$		
38	VLPBOR	Low-Power Brown-out Reset Voltage	1.8	2.1	2.5	V	LPBOR = 1		
*	* These parameters are characterized but not tested								

These parameters are characterized but not tested.

Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance t only and are not tested.

Note 1: By design, the Oscillator Start-up Timer (OST) counts the first 1024 cycles, independent of frequency.

2: To ensure these voltage tolerances, VDD and VSS must be capacitively decoupled as close to the device as possible. 0.1 μ F and 0.01 μ F values in parallel are recommended.





30.0 DC AND AC CHARACTERISTICS GRAPHS AND CHARTS

The graphs and tables provided in this section are for design guidance and are not tested.

In some graphs or tables, the data presented are **outside specified operating range** (i.e., outside specified VDD range). This is for **information only** and devices are ensured to operate properly only within the specified range.

Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore, outside the warranted range.

"Typical" represents the mean of the distribution at 25°C. "MAXIMUM", "Max.", "MINIMUM" or "Min." represents (mean + 3σ) or (mean - 3σ) respectively, where σ is a standard deviation, over each temperature range.























