



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

| Product Status             | Active   |
|----------------------------|--|
| Core Processor             | PIC  |
| Core Size                  | 8-Bit  |
| Speed                      | 20MHz  |
| Connectivity               | I <sup>2</sup> C, LINbus, SPI, UART/USART                                  |
| Peripherals                | Brown-out Detect/Reset, POR, PWM, WDT                                      |
| Number of I/O              | 17   |
| Program Memory Size        | 7KB (4K x 14)  |
| Program Memory Type        | FLASH  |
| EEPROM Size                | -  |
| RAM Size                   | 256 x 8  |
| Voltage - Supply (Vcc/Vdd) | 1.8V ~ 3.6V  |
| Data Converters            | A/D 12x10b; D/A 1x5b   |
| Oscillator Type            | Internal   |
| Operating Temperature      | -40°C ~ 125°C (TA)   |
| Mounting Type              | Surface Mount  |
| Package / Case             | 20-SSOP (0.209", 5.30mm Width)   |
| Supplier Device Package    | 20-SSOP  |
| Purchase URL               | https://www.e-xfl.com/product-detail/microchip-technology/pic16lf1508-e-ss |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

|            | DIC16/I )E1508/0 DINOLIT DESCRIPTION (CONTINUED) |   |
|------------|--|---|
| IADLE I-Z. | FIC 10(L)F 1300/9 FINOUT DESCRIPTION (CONTINUED) | 1 |

| Name                           | Function | Input<br>Type    | Output<br>Type | Description   |
|--------------------------------|----------|------------------|----------------|---|
| RB4/AN10/CLC3IN0/SDA/SDI       | RB4      | TTL              | CMOS           | General purpose I/O.                                |
|                                | AN10     | AN               | _              | ADC Channel input.                                  |
|                                | CLC3IN0  | ST               |                | Configurable Logic Cell source input.               |
|                                | SDA      | l <sup>2</sup> C | OD             | I <sup>2</sup> C data input/output.                 |
|                                | SDI      | CMOS             | _              | SPI data input.                                     |
| RB5/AN11/CLC4IN0/RX/DT         | RB5      | TTL              | CMOS           | General purpose I/O.                                |
|                                | AN11     | AN               | _              | ADC Channel input.                                  |
|                                | CLC4IN0  | ST               | _              | Configurable Logic Cell source input.               |
|                                | RX       | ST               |                | USART asynchronous input.                           |
|                                | DT       | ST               | CMOS           | USART synchronous data.                             |
| RB6/SCL/SCK                    | RB6      | TTL              | CMOS           | General purpose I/O.                                |
|                                | SCL      | l <sup>2</sup> C | OD             | I <sup>2</sup> C clock.                             |
|                                | SCK      | ST               | CMOS           | SPI clock.  |
| RB7/CLC3/TX/CK                 | RB7      | TTL              | CMOS           | General purpose I/O.                                |
|                                | CLC3     |                  | CMOS           | Configurable Logic Cell source output.              |
|                                | TX       |                  | CMOS           | USART asynchronous transmit.                        |
|                                | СК       | ST               | CMOS           | USART synchronous clock.                            |
| RC0/AN4/CLC2/C2IN+             | RC0      | TTL              | CMOS           | General purpose I/O.                                |
|                                | AN4      | AN               |                | ADC Channel input.                                  |
|                                | CLC2     | _                | CMOS           | Configurable Logic Cell source output.              |
|                                | C2IN+    | AN               |                | Comparator positive input.                          |
| RC1/AN5/C1IN1-/C2IN1-/PWM4/    | RC1      | TTL              | CMOS           | General purpose I/O.                                |
| NCO1                           | AN5      | AN               |                | ADC Channel input.                                  |
|                                | C1IN1-   | AN               |                | Comparator negative input.                          |
|                                | C2IN1-   | AN               |                | Comparator negative input.                          |
|                                | PWM4     |                  | CMOS           | PWM output.   |
|                                | NCO1     |                  | CMOS           | Numerically Controlled Oscillator is source output. |
| RC2/AN6/C1IN2-/C2IN2-          | RC2      | TTL              | CMOS           | General purpose I/O.                                |
|                                | AN6      | AN               |                | ADC Channel input.                                  |
|                                | C1IN2-   | AN               |                | Comparator negative input.                          |
|                                | C2IN2-   | AN               | _              | Comparator negative input.                          |
| RC3/AN7/C1IN3-/C2IN3-/PWM2/    | RC3      | TTL              | CMOS           | General purpose I/O.                                |
| CLC2IN0                        | AN7      | AN               |                | ADC Channel input.                                  |
|                                | C1IN3-   | AN               | _              | Comparator negative input.                          |
|                                | C2IN3-   | AN               | _              | Comparator negative input.                          |
|                                | PWM2     |                  | CMOS           | PWM output.   |
|                                | CLC2IN0  | ST               | —              | Configurable Logic Cell source input.               |
| RC4/C2OUT/CLC2IN1/CLC4/        | RC4      | TTL              | CMOS           | General purpose I/O.                                |
| CWG1B                          | C2OUT    | —                | CMOS           | Comparator output.                                  |
|                                | CLC2IN1  | ST               |                | Configurable Logic Cell source input.               |
|                                | CLC4     |                  | CMOS           | Configurable Logic Cell source output.              |
|                                | CWG1B    | —                | CMOS           | CWG complementary output.                           |
| Levend: AN - Apples input or a |          |                  | aamaatii       | ala innut an autout OD - Onen Drain                 |

S compatible inp  $TTL = TTL \text{ compatible input} ST = Schmitt Trigger input with CMOS levels} I^2C = Schmitt Trigger input with I^2C$ HV = High Voltage XTAL = Crystal levels

Note 1: Alternate pin function selected with the APFCON (Register 11-1) register.

# PIC16(L)F1508/9



AND STACK FOR PIC16(L)F1508





### EXAMPLE 10-2: ERASING ONE ROW OF PROGRAM MEMORY

- ; This row erase routine assumes the following:
- ; 1. A valid address within the erase row is loaded in ADDRH:ADDRL

; 2. ADDRH and ADDRL are located in shared data memory 0x70 - 0x7F (common RAM)

|                      | BCF<br>BANKSEL<br>MOVF<br>MOVWF<br>MOVWF<br>BCF<br>BSF | INTCON,GIE<br>PMADRL<br>ADDRL,W<br>PMADRL<br>ADDRH,W<br>PMADRH<br>PMCON1,CFGS<br>PMCON1,FREE | <pre>; Disable ints so required sequences will execute properly ; Load lower 8 bits of erase address boundary ; Load upper 6 bits of erase address boundary ; Not configuration space ; Specify an erase operation</pre>  |
|----------------------|--|--|---|
| Required<br>Sequence | BSF<br>MOVLW<br>MOVWF<br>MOVWF<br>BSF<br>NOP<br>NOP    | PMCON1,WREN<br>55h<br>PMCON2<br>0AAh<br>PMCON2<br>PMCON1,WR                                  | <pre>; Enable writes ; Start of required sequence to initiate erase ; Write 55h ; ; ; Write AAh ; Set WR bit to begin erase ; NOP instructions are forced as processor starts ; row erase of program memory. ; ; ; The processor stalls until the erase process is complete ; after erase processor continues with 3rd instruction ; Disable writes</pre> |
|                      | BSF  | INTCONI, WREN  | ; Enable interrupts   |

| W-0/0            | W-0/0    | W-0/0             | W-0/0       | W-0/0   | W-0/0            | W-0/0  | W-0/0 |  |
|------------------|----------|-------------------|-------------|---|------------------|--------|-------|--|
|                  |          | Prog              | gram Memory | y Control Regist                                    | ter 2            |        |       |  |
| bit 7            |          |                   |             |   |                  |        | bit 0 |  |
|                  |          |                   |             |   |                  |        |       |  |
| Legend:          |          |                   |             |   |                  |        |       |  |
| R = Readable     | bit      | W = Writable      | bit         | U = Unimpler  | nented bit, read | as '0' |       |  |
| S = Bit can onl  | y be set | x = Bit is unkr   | nown        | -n/n = Value at POR and BOR/Value at all other Rese |                  |        |       |  |
| '1' = Bit is set |          | '0' = Bit is clea | ared        |   |                  |        |       |  |

# REGISTER 10-6: PMCON2: PROGRAM MEMORY CONTROL 2 REGISTER

#### bit 7-0 Flash Memory Unlock Pattern bits

To unlock writes, a 55h must be written first, followed by an AAh, before setting the WR bit of the PMCON1 register. The value written to this register is used to unlock the writes. There are specific timing requirements on these writes.

### TABLE 10-3: SUMMARY OF REGISTERS ASSOCIATED WITH FLASH PROGRAM MEMORY

| Name   | Bit 7                             | Bit 6 | Bit 5  | Bit 4 | Bit 3     | Bit 2  | Bit 1 | Bit 0 | Register on<br>Page |
|--------|-----------------------------------|-------|--------|-------|-----------|--------|-------|-------|---------------------|
| INTCON | GIE                               | PEIE  | TMR0IE | INTE  | IOCIE     | TMR0IF | INTF  | IOCIF | 75                  |
| PMCON1 | _(1)                              | CFGS  | LWLO   | FREE  | WRERR     | WREN   | WR    | RD    | 104                 |
| PMCON2 | Program Memory Control Register 2 |       |        |       |           |        |       |       |                     |
| PMADRL | PMADRL<7:0>                       |       |        |       |           |        |       |       |                     |
| PMADRH | _(1)                              |       |        | F     | MADRH<6:0 | >      |       |       | 103                 |
| PMDATL | PMDATL<7:0>                       |       |        |       |           |        |       | 103   |                     |
| PMDATH | _                                 | _     |        |       | PMDAT     | H<5:0> |       |       | 103                 |

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by Flash program memory.

**Note 1:** Unimplemented, read as '1'.

### TABLE 10-4: SUMMARY OF CONFIGURATION WORD WITH RESETS

| Name    | Bits | Bit -/7 | Bit -/6 | Bit 13/5 | Bit 12/4 | Bit 11/3 | Bit 10/2   | Bit 9/1   | Bit 8/0 | Register<br>on Page |
|---------|------|---------|---------|----------|----------|----------|------------|-----------|---------|---------------------|
|         | 13:8 |         | —       | FCMEN    | IESO     | CLKOUTEN | BOREN<1:0> |           | —       | 44                  |
| CONFIG1 | 7:0  | CP      | MCLRE   | PWRTE    | WE       | )TE<1:0> |            | FOSC<2:0> | 41      |                     |
|         | 13:8 | _       | _       | LVP      |          | LPBOR    | BORV       | STVREN    | _       | 40                  |
| CONFIG2 | 7:0  | _       | _       | _        | _        | _        | _          | WRT<1:0>  |         | 43                  |

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by Resets.

# 13.3 Register Definitions: FVR Control

| R/W-0/0              | R-q/q  | R/W-0/0   | R/W-0/0   | R/W-0/0  | R/W-0/0  | R/W-0/0  | R/W-0/0                                 |
|----------------------|--|---|---|--|--|--|---|
| FVREN <sup>(1)</sup> | ) FVRRDY <sup>(2)</sup>  | TSEN <sup>(3)</sup>   | TSRNG <sup>(3)</sup>  | CDAFV  | ′R<1:0> <b>(1)</b>   | ADFVR  | <1:0> <sup>(1)</sup>                    |
| bit 7                | ÷  |   |   |  |  |  | bit (                                   |
|                      |  |   |   |  |  |  |   |
| Legend:              |  |   |   |  |  |  |   |
| R = Readab           | ole bit  | W = Writable  | bit   | U = Unimplei   | mented bit, read   | as '0'   |   |
| u = Bit is un        | nchanged   | x = Bit is unki   | nown  | -n/n = Value   | at POR and BOI   | R/Value at all c   | other Resets                            |
| '1' = Bit is s       | et   | '0' = Bit is cle  | ared  | q = Value de   | pends on condit  | ion  |   |
| bit 7                | FVREN: Fixed<br>1 = Fixed Vol<br>0 = Fixed Vol                                       | d Voltage Refe<br>Itage Referenc<br>Itage Referenc                                    | rence Enable<br>e is enabled<br>e is disabled                                       | bit <sup>(1)</sup>   |  |  |   |
| bit 6                | <b>FVRRDY:</b> Fix<br>1 = Fixed Vol<br>0 = Fixed Vol                                 | ed Voltage Re<br>Itage Referenc<br>Itage Referenc                                     | ference Ready<br>e output is rea<br>e output is not                                 | / Flag bit <sup>(2)</sup><br>ady for use<br>t ready or not e                       | enabled  |  |   |
| bit 5                | <b>TSEN:</b> Temperat<br>1 = Temperat<br>0 = Temperat                                | erature Indicato<br>ture Indicator is<br>ture Indicator is                            | or Enable bit <sup>(3)</sup><br>s enabled<br>s disabled                             | )  |  |  |   |
| bit 4                | <b>TSRNG:</b> Tem<br>1 = VOUT = V<br>0 = VOUT = V                                    | perature Indica<br>′DD - 4V⊤ (High<br>′DD - 2V⊤ (Low                                  | ator Range Se<br>Range)<br>Range)   | lection bit <sup>(3)</sup>   |  |  |   |
| bit 3-2              | <b>CDAFVR&lt;1:0</b><br>11 = Compara<br>10 = Compara<br>01 = Compara<br>00 = Compara | D>: Comparato<br>ator FVR Buffe<br>ator FVR Buffe<br>ator FVR Buffe<br>ator FVR Buffe | r FVR Buffer (<br>r Gain is 4x, v<br>r Gain is 2x, v<br>r Gain is 1x, v<br>r is off | Gain Selection<br>vith output volt<br>vith output volt<br>vith output volt         | bits <sup>(1)</sup><br>age = 4x VFVR (<br>age = 2x VFVR (<br>age = 1x VFVR ( | 4.096V nomina<br>2.048V nomina<br>1.024V nomina                | al) <b>(4)</b><br>al)( <b>4)</b><br>al) |
| bit 1-0              | <b>ADFVR&lt;1:0&gt;</b><br>11 = ADC FV<br>10 = ADC FV<br>01 = ADC FV<br>00 = ADC FV  | : ADC FVR Bu<br>R Buffer Gain<br>R Buffer Gain<br>R Buffer Gain<br>R Buffer is off    | ffer Gain Sele<br>is 4x, with out<br>is 2x, with out<br>is 1x, with out             | ection bit <sup>(1)</sup><br>put voltage = 4<br>put voltage = 2<br>put voltage = 1 | lx Vfvr (4.096V<br>2x Vfvr (2.048V<br>x Vfvr (1.024V                         | nominal) <sup>(4)</sup><br>nominal) <sup>(4)</sup><br>nominal) |   |
| Note 1: 7            | To minimize curren<br>ng the Buffer Gain   | t consumption   | when the FVF  | R is disabled, t   | he FVR buffers s   | should be turne  | ed off by clear                         |

## **REGISTER 13-1: FVRCON: FIXED VOLTAGE REFERENCE CONTROL REGISTER**

- 2: FVRRDY is always '1' for the PIC16F1508/9 devices.
- 3: See Section 14.0 "Temperature Indicator Module" for additional information.
- 4: Fixed Voltage Reference output cannot exceed VDD.

### TABLE 13-2: SUMMARY OF REGISTERS ASSOCIATED WITH THE FIXED VOLTAGE REFERENCE

| Name   | Bit 7 | Bit 6  | Bit 5 | Bit 4 | Bit 3       | Bit 2 | Bit 1 | Bit 0  | Register<br>on page |
|--------|-------|--------|-------|-------|-------------|-------|-------|--------|---------------------|
| FVRCON | FVREN | FVRRDY | TSEN  | TSRNG | CDAFVR>1:0> |       | ADFV  | R<1:0> | 125                 |

**Legend:** Shaded cells are unused by the Fixed Voltage Reference module.

### 17.2.5 COMPARATOR OUTPUT POLARITY

Inverting the output of the comparator is functionally equivalent to swapping the comparator inputs. The polarity of the comparator output can be inverted by setting the CxPOL bit of the CMxCON0 register. Clearing the CxPOL bit results in a non-inverted output.

Table 17-2 shows the output state versus input conditions, including polarity control.

TABLE 17-2: COMPARATOR OUTPUT STATE VS. INPUT CONDITIONS

| Input Condition | CxPOL | CxOUT |
|-----------------|-------|-------|
| CxVN > CxVP     | 0     | 0     |
| CxVN < CxVP     | 0     | 1     |
| CxVN > CxVP     | 1     | 1     |
| CxVN < CxVP     | 1     | 0     |

### 17.2.6 COMPARATOR SPEED/POWER SELECTION

The trade-off between speed or power can be optimized during program execution with the CxSP control bit. The default state for this bit is '1' which selects the Normal-Speed mode. Device power consumption can be optimized at the cost of slower comparator propagation delay by clearing the CxSP bit to '0'.



# 17.3 Analog Input Connection Considerations

A simplified circuit for an analog input is shown in Figure 17-3. Since the analog input pins share their connection with a digital input, they have reverse biased ESD protection diodes to VDD and Vss. The analog input, therefore, must be between Vss and VDD. If the input voltage deviates from this range by more than 0.6V in either direction, one of the diodes is forward biased and a latch-up may occur.

A maximum source impedance of  $10 \text{ k}\Omega$  is recommended for the analog sources. Also, any external component connected to an analog input pin, such as a capacitor or a Zener diode, should have very little leakage current to minimize inaccuracies introduced.

- Note 1: When reading a PORT register, all pins configured as analog inputs will read as a '0'. Pins configured as digital inputs will convert as an analog input, according to the input specification.
  - Analog levels on any pin defined as a digital input, may cause the input buffer to consume more current than is specified.



# 18.2 Register Definitions: Option Register

# REGISTER 18-1: OPTION\_REG: OPTION REGISTER

| R/W-1/1          | R/W-1/1                        | R/W-                     | -1/1                                   | R/W-1/1               | R/W-1/1          | R/W-1/1          | R/W-1/1     | R/W-1/1 |  |  |
|------------------|--------------------------------|--------------------------|--|-----------------------|------------------|------------------|-------------|---------|--|--|
| WPUEN            | INTEDG                         | TMR                      | CS                                     | TMR0SE                | PSA              |                  | PS<2:0>     |         |  |  |
| bit 7            |                                |                          |  |                       |                  |                  |             | bit 0   |  |  |
|                  |                                |                          |  |                       |                  |                  |             |         |  |  |
| Legend:          |                                |                          |  |                       |                  |                  |             |         |  |  |
| R = Readable I   | bit                            | W = W                    | ritable                                | bit                   | U = Unimpler     | mented bit, read | d as '0'    |         |  |  |
| u = Bit is uncha | x = Bit                        | is unkr                  | nown                                   | -n/n = Value a        | at POR and BC    | R/Value at all o | ther Resets |         |  |  |
| '1' = Bit is set |                                | '0' = Bi                 | t is clea                              | ared                  |                  |                  |             |         |  |  |
|                  |                                |                          |  |                       |                  |                  |             |         |  |  |
| bit 7            | WPUEN: We                      | ak Pull-U                | Jp Enal                                | ble bit               |                  |                  |             |         |  |  |
|                  | 1 = All weak                   | pull-ups :               | are dis                                | abled (except         | MCLR, if it is e | enabled)         |             |         |  |  |
|                  | 0 = Weak pu                    | II-ups are               | enable                                 | ed by individu        | al WPUx latch    | values           |             |         |  |  |
| bit 6            | INTEDG: Inte                   | errupt Ed                | ge Sel                                 | ect bit               |                  |                  |             |         |  |  |
|                  | 1 = Interrupt<br>0 = Interrupt | on falling               | euge (                                 | of INT pin            |                  |                  |             |         |  |  |
| bit 5            |                                | mer0 Clo                 | ck Sou                                 | irce Select hit       |                  |                  |             |         |  |  |
| bit o            | 1 = Transition                 | n on TOC                 | KI pin                                 |                       |                  |                  |             |         |  |  |
|                  | 0 = Internal i                 | nstructior               | ı cycle                                | clock (Fosc/4         | 4)               |                  |             |         |  |  |
| bit 4            | TMR0SE: Tir                    | mer0 Sou                 | irce Ed                                | lge Select bit        |                  |                  |             |         |  |  |
|                  | 1 = Incremer                   | nt on high               | on high-to-low transition on T0CKI pin |                       |                  |                  |             |         |  |  |
|                  | 0 = Incremer                   | nt on low-               | to-high                                | transition on         | TOCKI pin        |                  |             |         |  |  |
| bit 3            | PSA: Presca                    | ller Assig               | nment                                  | Dit<br>d to the Timer | 0 modulo         |                  |             |         |  |  |
|                  | 0 = Prescale                   | r is not a<br>r is assid | ned to                                 | the Timer0 m          | odule            |                  |             |         |  |  |
| bit 2-0          | <b>PS&lt;2:0&gt;:</b> Pr       | escaler F                | ate Se                                 | elect bits            |                  |                  |             |         |  |  |
|                  | Bit                            | Value                    | Fimer0 I                               | Rate                  |                  |                  |             |         |  |  |
|                  |                                | 000                      | 1:2                                    |                       |                  |                  |             |         |  |  |
|                  |                                | 001                      | 1:4                                    |                       |                  |                  |             |         |  |  |
|                  |                                | 010                      | 1:8                                    | -                     |                  |                  |             |         |  |  |
|                  |                                | 100                      | 1.10                                   | 2                     |                  |                  |             |         |  |  |
|                  |                                | 101                      | 1:64                                   | 4                     |                  |                  |             |         |  |  |
|                  |                                | 110                      | 1:12                                   | 28                    |                  |                  |             |         |  |  |
|                  |                                | 111                      | 1:28                                   | 56                    |                  |                  |             |         |  |  |
|                  |                                |                          |  |                       |                  |                  |             |         |  |  |

# TABLE 18-1: SUMMARY OF REGISTERS ASSOCIATED WITH TIMER0

| Name       | Bit 7       | Bit 6                                       | Bit 5   | Bit 4  | Bit 3 | Bit 2  | Bit 1  | Bit 0  | Register<br>on Page |
|------------|-------------|---|---------|--------|-------|--------|--------|--------|---------------------|
| ADCON2     |             | TRIGS                                       | EL<3:0> |        | —     | —      | —      |        | 136                 |
| INTCON     | GIE         | PEIE  | TMR0IE  | INTE   | IOCIE | TMR0IF | INTF   | IOCIF  | 75                  |
| OPTION_REG | WPUEN       | INTEDG                                      | TMR0CS  | TMR0SE | PSA   |        | 154    |        |                     |
| TMR0       | Holding Reg | Holding Register for the 8-bit Timer0 Count |         |        |       |        |        |        |                     |
| TRISA      | _           | _   | TRISA5  | TRISA4 | _(1)  | TRISA2 | TRISA1 | TRISA0 | 109                 |

Legend: — = Unimplemented location, read as '0'. Shaded cells are not used by the Timer0 module.

\* Page provides register information.

Note 1: Unimplemented, read as '1'.

### 21.2.3 SPI MASTER MODE

The master can initiate the data transfer at any time because it controls the SCKx line. The master determines when the slave (Processor 2, Figure 21-5) is to broadcast data by the software protocol.

In Master mode, the data is transmitted/received as soon as the SSPxBUF register is written to. If the SPI is only going to receive, the SDOx output could be disabled (programmed as an input). The SSPxSR register will continue to shift in the signal present on the SDIx pin at the programmed clock rate. As each byte is received, it will be loaded into the SSPxBUF register as if a normal received byte (interrupts and Status bits appropriately set). The clock polarity is selected by appropriately programming the CKP bit of the SSPxCON1 register and the CKE bit of the SSPxSTAT register. This then, would give waveforms for SPI communication as shown in Figure 21-6, Figure 21-8, Figure 21-9 and Figure 21-10, where the MSb is transmitted first. In Master mode, the SPI clock rate (bit rate) is user programmable to be one of the following:

- Fosc/4 (or Tcy)
- Fosc/16 (or 4 \* Tcy)
- Fosc/64 (or 16 \* Tcy)
- Timer2 output/2
- Fosc/(4 \* (SSPxADD + 1))

Figure 21-6 shows the waveforms for Master mode.

When the CKE bit is set, the SDOx data is valid before there is a clock edge on SCKx. The change of the input sample is shown based on the state of the SMP bit. The time when the SSPxBUF is loaded with the received data is shown.



FIGURE 21-6: SPI MODE WAVEFORM (MASTER MODE)

### 21.2.4 SPI SLAVE MODE

In Slave mode, the data is transmitted and received as external clock pulses appear on SCKx. When the last bit is latched, the SSPxIF interrupt flag bit is set.

Before enabling the module in SPI Slave mode, the clock line must match the proper Idle state. The clock line can be observed by reading the SCKx pin. The Idle state is determined by the CKP bit of the SSPxCON1 register.

While in Slave mode, the external clock is supplied by the external clock source on the SCKx pin. This external clock must meet the minimum high and low times as specified in the electrical specifications.

While in Sleep mode, the slave can transmit/receive data. The shift register is clocked from the SCKx pin input and when a byte is received, the device will generate an interrupt. If enabled, the device will wake-up from Sleep.

### 21.2.4.1 Daisy-Chain Configuration

The SPI bus can sometimes be connected in a daisy-chain configuration. The first slave output is connected to the second slave input, the second slave output is connected to the third slave input, and so on. The final slave output is connected to the master input. Each slave sends out, during a second group of clock pulses, an exact copy of what was received during the first group of clock pulses. The whole chain acts as one large communication shift register. The daisy-chain feature only requires a single Slave Select line from the master device.

Figure 21-7 shows the block diagram of a typical daisy-chain connection when operating in SPI mode.

In a daisy-chain configuration, only the most recent byte on the bus is required by the slave. Setting the BOEN bit of the SSPxCON3 register will enable writes to the SSPxBUF register, even if the previous byte has not been read. This allows the software to ignore data that may not apply to it.

### 21.2.5 SLAVE SELECT SYNCHRONIZATION

The Slave Select can also be used to synchronize communication. The Slave Select line is held high until the master device is ready to communicate. When the Slave Select line is pulled low, the slave knows that a new transmission is starting.

If the slave fails to receive the communication properly, it will be reset at the end of the transmission, when the Slave Select line returns to a high state. The slave is then ready to receive a new transmission when the Slave Select line is pulled low again. If the Slave Select line is not used, there is a risk that the slave will eventually become out of sync with the master. If the slave misses a bit, it will always be one bit off in future transmissions. Use of the Slave Select line allows the slave and master to align themselves at the beginning of each transmission.

The  $\overline{SSx}$  pin allows a Synchronous Slave mode. The SPI must be in Slave mode with  $\overline{SSx}$  pin control enabled (SSPxCON1<3:0> = 0100).

When the  $\overline{\text{SSx}}$  pin is low, transmission and reception are enabled and the SDOx pin is driven.

When the  $\overline{SSx}$  pin goes high, the SDOx pin is no longer driven, even if in the middle of a transmitted byte and becomes a floating output. External pull-up/pull-down resistors may be desirable depending on the application.

| Note 1: | When the SPI is in Slave mode with $\overline{SSx}$ pin control enabled (SSPxCON1<3:0> = 0100), the SPI module will reset if the $\overline{SSx}$ pin is set to VDD. |
|---------|--|
| 2:      | When the SPI is used in Slave mode with CKE set; the user must enable $\overline{SSx}$ pin control.  |
| 3:      | While operated in SPI Slave mode the SMP bit of the SSPxSTAT register must remain clear.   |

When the SPI module resets, the bit counter is forced to '0'. This can be done by either forcing the SSx pin to a high level or clearing the SSPEN bit.

# PIC16(L)F1508/9



### 22.5.2 SYNCHRONOUS SLAVE MODE

The following bits are used to configure the EUSART for synchronous slave operation:

- SYNC = 1
- CSRC = 0
- SREN = 0 (for transmit); SREN = 1 (for receive)
- CREN = 0 (for transmit); CREN = 1 (for receive)
- SPEN = 1

Setting the SYNC bit of the TXSTA register configures the device for synchronous operation. Clearing the CSRC bit of the TXSTA register configures the device as a slave. Clearing the SREN and CREN bits of the RCSTA register ensures that the device is in the Transmit mode, otherwise the device will be configured to receive. Setting the SPEN bit of the RCSTA register enables the EUSART.

### 22.5.2.1 EUSART Synchronous Slave Transmit

The operation of the Synchronous Master and Slave<br/>modesareidentical(seeSection22.5.1.3 "SynchronousMasterTransmission"), except in the case of the Sleep mode.

If two words are written to the TXREG and then the SLEEP instruction is executed, the following will occur:

- 1. The first character will immediately transfer to the TSR register and transmit.
- 2. The second word will remain in the TXREG register.
- 3. The TXIF bit will not be set.
- After the first character has been shifted out of TSR, the TXREG register will transfer the second character to the TSR and the TXIF bit will now be set.
- If the PEIE and TXIE bits are set, the interrupt will wake the device from Sleep and execute the next instruction. If the GIE bit is also set, the program will call the Interrupt Service Routine.
- 22.5.2.2 Synchronous Slave Transmission Set-up:
- 1. Set the SYNC and SPEN bits and clear the CSRC bit.
- 2. Clear the ANSEL bit for the CK pin (if applicable).
- 3. Clear the CREN and SREN bits.
- If interrupts are desired, set the TXIE bit of the PIE1 register and the GIE and PEIE bits of the INTCON register.
- 5. If 9-bit transmission is desired, set the TX9 bit.
- 6. Enable transmission by setting the TXEN bit.
- 7. If 9-bit transmission is selected, insert the Most Significant bit into the TX9D bit.
- 8. Start transmission by writing the Least Significant eight bits to the TXREG register.

# TABLE 22-9:SUMMARY OF REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE<br/>TRANSMISSION

| Name    | Bit 7                         | Bit 6  | Bit 5  | Bit 4  | Bit 3  | Bit 2         | Bit 1    | Bit 0  | Register<br>on Page |
|---------|-------------------------------|--------|--------|--------|--------|---------------|----------|--------|---------------------|
| BAUDCON | ABDOVF                        | RCIDL  | _      | SCKP   | BRG16  | _             | WUE      | ABDEN  | 235                 |
| INTCON  | GIE                           | PEIE   | TMR0IE | INTE   | IOCIE  | TMR0IF INTF   |          | IOCIF  | 75                  |
| PIE1    | TMR1GIE                       | ADIE   | RCIE   | TXIE   | SSP1IE | —             | — TMR2IE |        | 76                  |
| PIR1    | TMR1GIF                       | ADIF   | RCIF   | TXIF   | SSP1IF | _             | TMR2IF   | TMR1IF | 79                  |
| RCSTA   | SPEN                          | RX9    | SREN   | CREN   | ADDEN  | FERR          | OERR     | RX9D   | 234                 |
| TRISB   | TRISB7                        | TRISB6 | TRISB5 | TRISB4 | TRISB3 | TRISB2 TRISB1 |          | TRISB0 | 113                 |
| TXREG   | EUSART Transmit Data Register |        |        |        |        |               |          |        | 225*                |
| TXSTA   | CSRC                          | TX9    | TXEN   | SYNC   | SENDB  | BRGH          | TRMT     | TX9D   | 233                 |

Legend: — = unimplemented location, read as '0'. Shaded cells are not used for synchronous slave transmission.

Page provides register information.

| R/W-x/u          | R/W-x/u                                       | R/W-x/u           | R/W-x/u        | R/W-x/u        | R/W-x/u          | R/W-x/u          | R/W-x/u      |
|------------------|---|-------------------|----------------|----------------|------------------|------------------|--------------|
| LCxG4D4T         | LCxG4D4N                                      | LCxG4D3T          | LCxG4D3N       | LCxG4D2T       | LCxG4D2N         | LCxG4D1T         | LCxG4D1N     |
| bit 7            |   |                   | •              |                |                  | •                | bit 0        |
|                  |   |                   |                |                |                  |                  |              |
| Legend:          |   |                   |                |                |                  |                  |              |
| R = Readable     | bit   | W = Writable      | bit            | U = Unimpler   | mented bit, read | as '0'           |              |
| u = Bit is uncha | anged   | x = Bit is unkr   | nown           | -n/n = Value a | at POR and BO    | R/Value at all c | other Resets |
| '1' = Bit is set |   | '0' = Bit is clea | ared           |                |                  |                  |              |
|                  |   |                   |                |                |                  |                  |              |
| bit 7            | LCxG4D4T: (                                   | Gate 4 Data 4 1   | rue (non-inve  | rted) bit      |                  |                  |              |
|                  | 1 = lcxd4T is                                 | gated into loxo   | <u>1</u> 4     |                |                  |                  |              |
|                  | 0 = 1cxd41 is                                 | not gated into    | lcxg4          |                |                  |                  |              |
| bit 6            | LCxG4D4N:                                     | Gate 4 Data 4     | Negated (invei | rted) bit      |                  |                  |              |
|                  | 1 = 1CX04N is<br>0 = 1CX04N is                | s gated into icx  | J4<br>Jexa4    |                |                  |                  |              |
| bit 5            |   | Sate 4 Data 3 1   | True (non-inve | rted) hit      |                  |                  |              |
| bit 0            | 1 = lcxd3T is                                 | aated into loxo   | 14             | ned) bit       |                  |                  |              |
|                  | 0 = lcxd3T is                                 | not gated into    | lcxg4          |                |                  |                  |              |
| bit 4            | LCxG4D3N:                                     | Gate 4 Data 3 I   | Negated (inve  | rted) bit      |                  |                  |              |
|                  | 1 = Icxd3N is                                 | gated into lcx    | g4             |                |                  |                  |              |
|                  | 0 = Icxd3N is                                 | not gated into    | lcxg4          |                |                  |                  |              |
| bit 3            | LCxG4D2T: (                                   | Gate 4 Data 2 1   | rue (non-inve  | rted) bit      |                  |                  |              |
|                  | 1 = lcxd2T is                                 | gated into loxo   | <u>1</u>       |                |                  |                  |              |
| 1.11.0           | 0 = 100021 is                                 | not gated into    | ICXg4          |                |                  |                  |              |
| DIT 2            | LCXG4D2N:                                     | Gate 4 Data 2     | Negated (Invel | rted) bit      |                  |                  |              |
|                  | $\perp = 10002 \text{N is}$<br>0 = 10002 N is | s galed into icx  | J4<br>Jexa4    |                |                  |                  |              |
| hit 1            |   | Gate 4 Data 1 1   | rue (non-inve  | rted) hit      |                  |                  |              |
| Sit              | 1 = lcxd1T is                                 | aated into Icxo   | 14             |                |                  |                  |              |
|                  | 0 = lcxd1T is                                 | not gated into    | lcxg4          |                |                  |                  |              |
| bit 0            | LCxG4D1N:                                     | Gate 4 Data 1     | Negated (inver | rted) bit      |                  |                  |              |
|                  | 1 = Icxd1N is                                 | gated into lcxg   | g4             |                |                  |                  |              |
|                  | 0 = Icxd1N is                                 | not gated into    | lcxg4          |                |                  |                  |              |
|                  |   |                   |                |                |                  |                  |              |

# REGISTER 24-8: CLCxGLS3: GATE 4 LOGIC SELECT REGISTER

### FIGURE 26-1: SIMPLIFIED CWG BLOCK DIAGRAM



PIC16(L)F1508/9

DS40001609E-page 281



# 26.10 Operation During Sleep

The CWG module operates independently from the system clock and will continue to run during Sleep, provided that the clock and input sources selected remain active.

The HFINTOSC remains active during Sleep, provided that the CWG module is enabled, the input source is active, and the HFINTOSC is selected as the clock source, regardless of the system clock source selected.

In other words, if the HFINTOSC is simultaneously selected as the system clock and the CWG clock source, when the CWG is enabled and the input source is active, the CPU will go idle during Sleep, but the CWG will continue to operate and the HFINTOSC will remain active.

This will have a direct effect on the Sleep mode current.

# 26.11 Configuring the CWG

The following steps illustrate how to properly configure the CWG to ensure a synchronous start:

- 1. Ensure that the TRIS control bits corresponding to CWGxA and CWGxB are set so that both are configured as inputs.
- 2. Clear the GxEN bit, if not already cleared.
- 3. Set desired dead-band times with the CWGxDBR and CWGxDBF registers.
- 4. Setup the following controls in CWGxCON2 auto-shutdown register:
  - · Select desired shutdown source.
  - Select both output overrides to the desired levels (this is necessary even if not using auto-shutdown because start-up will be from a shutdown state).
  - Set the GxASE bit and clear the GxARSEN bit.
- 5. Select the desired input source using the CWGxCON1 register.
- 6. Configure the following controls in CWGxCON0 register:
  - · Select desired clock source.
  - Select the desired output polarities.
  - Set the output enables for the outputs to be used.
- 7. Set the GxEN bit.
- Clear TRIS control bits corresponding to CWGxA and CWGxB to be used to configure those pins as outputs.
- If auto-restart is to be used, set the GxARSEN bit and the GxASE bit will be cleared automatically. Otherwise, clear the GxASE bit to start the CWG.

### 26.11.1 PIN OVERRIDE LEVELS

The levels driven to the output pins, while the shutdown input is true, are controlled by the GxASDLA and GxASDLB bits of the CWGxCON1 register (Register 26-3). GxASDLA controls the CWG1A override level and GxASDLB controls the CWG1B override level. The control bit logic level corresponds to the output logic drive level while in the shutdown state. The polarity control does not apply to the override level.

### 26.11.2 AUTO-SHUTDOWN RESTART

After an auto-shutdown event has occurred, there are two ways to have resume operation:

- Software controlled
- Auto-restart

The restart method is selected with the GxARSEN bit of the CWGxCON2 register. Waveforms of software controlled and automatic restarts are shown in Figure 26-5 and Figure 26-6.

### 26.11.2.1 Software Controlled Restart

When the GxARSEN bit of the CWGxCON2 register is cleared, the CWG must be restarted after an auto-shut-down event by software.

Clearing the shutdown state requires all selected shutdown inputs to be low, otherwise the GxASE bit will remain set. The overrides will remain in effect until the first rising edge event after the GxASE bit is cleared. The CWG will then resume operation.

### 26.11.2.2 Auto-Restart

When the GxARSEN bit of the CWGxCON2 register is set, the CWG will restart from the auto-shutdown state automatically.

The GxASE bit will clear automatically when all shutdown sources go low. The overrides will remain in effect until the first rising edge event after the GxASE bit is cleared. The CWG will then resume operation.

# PIC16(L)F1508/9

| ΜΟΥΨΙ            | Move W to INDFn  |
|------------------|--|
| Syntax:          | [ <i>label</i> ] MOVWI ++FSRn<br>[ <i>label</i> ] MOVWIFSRn<br>[ <i>label</i> ] MOVWI FSRn++<br>[ <i>label</i> ] MOVWI FSRn<br>[ <i>label</i> ] MOVWI k[FSRn]  |
| Operands:        | n ∈ [0,1]<br>mm ∈ [00,01,10,11]<br>-32 ≤ k ≤ 31  |
| Operation:       | $\label{eq:W} \begin{split} W &\rightarrow INDFn \\ \text{Effective address is determined by} \\ \bullet \ FSR + 1 \ (\text{preincrement}) \\ \bullet \ FSR + 1 \ (\text{predecrement}) \\ \bullet \ FSR + k \ (\text{relative offset}) \\ \text{After the Move, the FSR value will be either:} \\ \bullet \ FSR + 1 \ (\text{all increments}) \\ \bullet \ FSR + 1 \ (\text{all increments}) \\ \text{Unchanged} \end{split}$ |
| Status Affected: | None   |

| Mode          | Syntax | mm |
|---------------|--------|----|
| Preincrement  | ++FSRn | 00 |
| Predecrement  | FSRn   | 01 |
| Postincrement | FSRn++ | 10 |
| Postdecrement | FSRn   | 11 |

#### Description:

This instruction is used to move data between W and one of the indirect registers (INDFn). Before/after this move, the pointer (FSRn) is updated by pre/post incrementing/decrementing it.

**Note:** The INDFn registers are not physical registers. Any instruction that accesses an INDFn register actually accesses the register at the address specified by the FSRn.

FSRn is limited to the range 0000h -FFFFh. Incrementing/decrementing it beyond these bounds will cause it to wrap-around.

The increment/decrement operation on FSRn WILL NOT affect any Status bits.

| NOP              | No Operation  |
|------------------|---------------|
| Syntax:          | [label] NOP   |
| Operands:        | None          |
| Operation:       | No operation  |
| Status Affected: | None          |
| Description:     | No operation. |
| Words:           | 1             |
| Cycles:          | 1             |
| Example:         | NOP           |

| OPTION           | Load OPTION_REG Register<br>with W                   |  |  |  |  |  |
|------------------|--|--|--|--|--|--|
| Syntax:          | [label] OPTION                                       |  |  |  |  |  |
| Operands:        | None   |  |  |  |  |  |
| Operation:       | $(W) \to OPTION\_REG$                                |  |  |  |  |  |
| Status Affected: | None   |  |  |  |  |  |
| Description:     | Move data from W register to<br>OPTION_REG register. |  |  |  |  |  |

| RESET            | Software Reset   |
|------------------|--|
| Syntax:          | [label] RESET  |
| Operands:        | None   |
| Operation:       | Execute a device Reset. Resets the nRI flag of the PCON register.        |
| Status Affected: | None   |
| Description:     | This instruction provides a way to execute a hardware Reset by software. |

# TABLE 29-13: ANALOG-TO-DIGITAL CONVERTER (ADC) CHARACTERISTICS<sup>(1,2,3)</sup>

| VDD = 3.0V, TA = 25°C |      |   |      |      |      |       |   |  |  |  |
|-----------------------|------|---|------|------|------|-------|---|--|--|--|
| Param.<br>No.         | Sym. | Characteristic                                    | Min. | Тур† | Max. | Units | Conditions  |  |  |  |
| AD01                  | NR   | Resolution  | —    | —    | 10   | bit   |   |  |  |  |
| AD02                  | EIL  | Integral Error                                    | _    | ±1   | ±1.7 | LSb   | VREF = 3.0V   |  |  |  |
| AD03                  | Edl  | Differential Error                                | —    | ±1   | ±1   | LSb   | No missing codes<br>VREF = 3.0V                                     |  |  |  |
| AD04                  | EOFF | Offset Error                                      | _    | ±1   | ±2.5 | LSb   | Vref = 3.0V   |  |  |  |
| AD05                  | Egn  | Gain Error  | _    | ±1   | ±2.0 | LSb   | VREF = 3.0V   |  |  |  |
| AD06                  | VREF | Reference Voltage                                 | 1.8  | —    | Vdd  | V     | VREF = (VRPOS - VRNEG) (Note 4)                                     |  |  |  |
| AD07                  | VAIN | Full-Scale Range                                  | Vss  | _    | VREF | V     |   |  |  |  |
| AD08                  | Zain | Recommended Impedance of<br>Analog Voltage Source | _    | _    | 10   | kΩ    | Can go higher if external 0.01µF capacitor is present on input pin. |  |  |  |
| *                     |      |   |      |      |      |       |   |  |  |  |

These parameters are characterized but not tested.

Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not t tested.

Note 1:Total Absolute Error includes integral, differential, offset and gain errors.

2: The ADC conversion result never decreases with an increase in the input voltage and has no missing codes.

3: See Section 30.0 "DC and AC Characteristics Graphs and Charts" for operating characterization.

4: ADC VREF is selected by ADPREF<0> bit.

### **TABLE 29-14: ADC CONVERSION REQUIREMENTS**

| Standard Operating Conditions (unless otherwise stated) |   |  |      |      |      |       |   |  |  |  |
|---|---|--|------|------|------|-------|---|--|--|--|
| Param.<br>No.   | Sym.  | Characteristic   | Min. | Тур† | Max. | Units | Conditions                                |  |  |  |
| AD130*  | TAD   | ADC Clock Period (TADC)  | 1.0  | —    | 6.0  | μS    | Fosc-based                                |  |  |  |
|   |   | ADC Internal FRC Oscillator Period (TFRC)                          | 1.0  | 2.0  | 6.0  | μS    | ADCS<2:0> = x11 (ADC FRC mode)            |  |  |  |
| AD131   | TCNV  | Conversion Time<br>(not including Acquisition Time) <sup>(1)</sup> | —    | 11   | —    | TAD   | Set GO/DONE bit to conversion<br>complete |  |  |  |
| AD132*  | TACQ  | Acquisition Time   | -    | 5.0  |      | μS    |   |  |  |  |
| AD133*  | AD133* THCD Holding Capacitor Disconnect Time — 1/2 TAD — Fosc-based<br>— 1/2 TAD + 1TCY — ADCS<2:0> = x11 (ADC FRC mode) |  |      |      |      |       |   |  |  |  |
| *   | Thes  | e parameters are characterized but not test                        | od.  | •    |      |       |   |  |  |  |

These parameters are characterized but not tested.

Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not † tested.

Note 1: The ADRES register may be read on the following TCY cycle.

# TABLE 29-15: COMPARATOR SPECIFICATIONS<sup>(1)</sup>

| Operating Conditions (unless otherwise stated)<br>VDD = 3.0V, TA = 25°C |            |   |       |      |      |       |                           |  |  |
|---|------------|---|-------|------|------|-------|---------------------------|--|--|
| Param.<br>No.   | Sym.       | Characteristics                           | Min.  | Тур. | Max. | Units | Comments                  |  |  |
| CM01  | VIOFF      | Input Offset Voltage                      |       | ±7.5 | ±60  | mV    | CxSP = 1,<br>VICM = VDD/2 |  |  |
| CM02  | VICM       | Input Common Mode Voltage                 | 0     | —    | Vdd  | V     |                           |  |  |
| CM03  | CMRR       | Common Mode Rejection Ration              | _     | 50   |      | dB    |                           |  |  |
| CM04A   |            | Response Time Rising Edge                 | _     | 400  | 800  | ns    | CxSP = 1                  |  |  |
| CM04B   | TDE00(2)   | Response Time Falling Edge                | _     | 200  | 400  | ns    | CxSP = 1                  |  |  |
| CM04C   | TRESP-7    | Response Time Rising Edge                 | _     | 1200 |      | ns    | CxSP = 0                  |  |  |
| CM04D   |            | Response Time Falling Edge                | _     | 550  |      | ns    | <b>CxSP =</b> 0           |  |  |
| CM05*   | Тмс2о∨     | Comparator Mode Change to<br>Output Valid | —     | —    | 10   | μs    |                           |  |  |
| CM06  | CHYSTER    | Comparator Hysteresis                     |       | 25   |      | mV    | CxHYS = 1,<br>CxSP = 1    |  |  |
| * 7   | These para | meters are characterized but not te       | sted. | •    | •    | •     |                           |  |  |

Note 1: See Section 30.0 "DC and AC Characteristics Graphs and Charts" for operating characterization.

2: Response time measured with one comparator input at VDD/2, while the other input transitions from Vss to Vdd.

# 30.0 DC AND AC CHARACTERISTICS GRAPHS AND CHARTS

The graphs and tables provided in this section are for design guidance and are not tested.

In some graphs or tables, the data presented are **outside specified operating range** (i.e., outside specified VDD range). This is for **information only** and devices are ensured to operate properly only within the specified range.

**Note:** The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore, outside the warranted range.

"Typical" represents the mean of the distribution at 25°C. "MAXIMUM", "Max.", "MINIMUM" or "Min." represents (mean +  $3\sigma$ ) or (mean -  $3\sigma$ ) respectively, where  $\sigma$  is a standard deviation, over each temperature range.







