

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

| Product Status             | Active   |
|----------------------------|--|
| Core Processor             | PIC  |
| Core Size                  | 8-Bit  |
| Speed                      | 20MHz  |
| Connectivity               | I <sup>2</sup> C, LINbus, SPI, UART/USART                                  |
| Peripherals                | Brown-out Detect/Reset, POR, PWM, WDT                                      |
| Number of I/O              | 17   |
| Program Memory Size        | 14KB (8K x 14)   |
| Program Memory Type        | FLASH  |
| EEPROM Size                | -  |
| RAM Size                   | 512 x 8  |
| Voltage - Supply (Vcc/Vdd) | 1.8V ~ 3.6V  |
| Data Converters            | A/D 12x10b; D/A 1x5b   |
| Oscillator Type            | Internal   |
| Operating Temperature      | -40°C ~ 125°C (TA)   |
| Mounting Type              | Surface Mount  |
| Package / Case             | 20-UFQFN Exposed Pad   |
| Supplier Device Package    | 20-UQFN (4x4)  |
| Purchase URL               | https://www.e-xfl.com/product-detail/microchip-technology/pic16lf1509-e-gz |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong







#### 6.1 Power-On Reset (POR)

The POR circuit holds the device in Reset until VDD has reached an acceptable level for minimum operation. Slow rising VDD, fast operating speeds or analog performance may require greater than minimum VDD. The PWRT, BOR or MCLR features can be used to extend the start-up period until all device operation conditions have been met.

#### 6.1.1 POWER-UP TIMER (PWRT)

The Power-up Timer provides a nominal 64 ms time-out on POR or Brown-out Reset.

The device is held in Reset as long as PWRT is active. The PWRT delay allows additional time for the VDD to rise to an acceptable level. The Power-up Timer is enabled by clearing the PWRTE bit in Configuration Words.

The Power-up Timer starts after the release of the POR and BOR.

For additional information, refer to Application Note AN607, *"Power-up Trouble Shooting"* (DS00607).

#### 6.2 Brown-Out Reset (BOR)

The BOR circuit holds the device in Reset when VDD reaches a selectable minimum level. Between the POR and BOR, complete voltage range coverage for execution protection can be implemented.

The Brown-out Reset module has four operating modes controlled by the BOREN<1:0> bits in Configuration Words. The four operating modes are:

- BOR is always on
- BOR is off when in Sleep
- BOR is controlled by software
- BOR is always off

Refer to Table 6-1 for more information.

The Brown-out Reset voltage level is selectable by configuring the BORV bit in Configuration Words.

A VDD noise rejection filter prevents the BOR from triggering on small events. If VDD falls below Vpor for a duration greater than parameter TBORDC, the device will reset. See Figure 6-2 for more information.

| BOREN<1:0> | SBOREN | Device Mode | BOR Mode | Instruction Execution upon:<br>Release of POR or Wake-up from Sleep |
|------------|--------|-------------|----------|---|
| 11         | Х      | х           | Active   | Waits for BOR ready <sup>(1)</sup><br>(BORRDY = 1)                  |
| 1.0        | 17     | Awake       | Active   | Waits for BOR ready   |
| 10         | Х      | Sleep       | Disabled | (BORRDY = 1)  |
| 01         | 1      | x           | Active   | Waits for BOR ready <sup>(1)</sup><br>(BORRDY = 1)                  |
|            | 0      | х           | Disabled | Begins immediately  |
| 00         | Х      | х           | Disabled | (BORRDY = x)  |

TABLE 6-1:BOR OPERATING MODES

Note 1: In these specific cases, "release of POR" and "wake-up from Sleep," there is no delay in start-up. The BOR ready flag, (BORRDY = 1), will be set before the CPU is ready to execute instructions because the BOR circuit is forced on by the BOREN<1:0> bits.

#### 6.2.1 BOR IS ALWAYS ON

When the BOREN bits of Configuration Words are programmed to '11', the BOR is always on. The device start-up will be delayed until the BOR is ready and VDD is higher than the BOR threshold.

BOR protection is active during Sleep. The BOR does not delay wake-up from Sleep.

#### 6.2.2 BOR IS OFF IN SLEEP

When the BOREN bits of Configuration Words are programmed to '10', the BOR is on, except in Sleep. The device start-up will be delayed until the BOR is ready and VDD is higher than the BOR threshold. BOR protection is not active during Sleep. The device wake-up will be delayed until the BOR is ready.

#### 6.2.3 BOR CONTROLLED BY SOFTWARE

When the BOREN bits of Configuration Words are programmed to '01', the BOR is controlled by the SBOREN bit of the BORCON register. The device start-up is not delayed by the BOR ready condition or the VDD level.

BOR protection begins as soon as the BOR circuit is ready. The status of the BOR circuit is reflected in the BORRDY bit of the BORCON register.

BOR protection is unchanged by Sleep.

### 11.6 Register Definitions: PORTB

#### **REGISTER 11-7: PORTB: PORTB REGISTER**

| R/W-x/x          | R/W-x/x                               | R/W-x/x           | R/W-x/x | U-0   | U-0 | U-0 | U-0   |  |
|------------------|---------------------------------------|-------------------|---------|---|-----|-----|-------|--|
| RB7              | RB6                                   | RB5               | RB4     | —   | —   | —   | —     |  |
| bit 7            |                                       |                   |         |   |     |     | bit 0 |  |
|                  |                                       |                   |         |   |     |     |       |  |
| Legend:          |                                       |                   |         |   |     |     |       |  |
| R = Readable b   | R = Readable bit W = Writable bit     |                   |         | U = Unimplemented bit, read as '0'                    |     |     |       |  |
| u = Bit is uncha | = Bit is unchanged x = Bit is unknown |                   |         | -n/n = Value at POR and BOR/Value at all other Resets |     |     |       |  |
| '1' = Bit is set |                                       | '0' = Bit is clea | ared    |   |     |     |       |  |

| bit 7-4 | RB<7:4>: PORTB I/O Value bits <sup>(1)</sup> |
|---------|--|
|         | 1 = Port pin is <u>&gt;</u> Vін              |
|         | 0 <b>= Port pin is <u>&lt;</u> V</b> IL      |
|         |  |

bit 3-0 Unimplemented: Read as '0'

**Note 1:** Writes to PORTB are actually written to corresponding LATB register. Reads from PORTB register is return of actual I/O pin values.

#### REGISTER 11-8: TRISB: PORTB TRI-STATE REGISTER

| R/W-1/1 | R/W-1/1 | R/W-1/1 | R/W-1/1 | U-0 | U-0 | U-0 | U-0   |
|---------|---------|---------|---------|-----|-----|-----|-------|
| TRISB7  | TRISB6  | TRISB5  | TRISB4  | —   | —   | —   | —     |
| bit 7   |         |         |         |     |     |     | bit 0 |

| Legend:              |                      |   |
|----------------------|----------------------|---|
| R = Readable bit     | W = Writable bit     | U = Unimplemented bit, read as '0'                    |
| u = Bit is unchanged | x = Bit is unknown   | -n/n = Value at POR and BOR/Value at all other Resets |
| '1' = Bit is set     | '0' = Bit is cleared |   |

| bit 7-4 | RB<7:4>: PORTB Tri-State Control bits             |
|---------|---|
|         | 1 = PORTB pin configured as an input (tri-stated) |
|         | 0 = PORTB pin configured as an output             |
| bit 3-0 | Unimplemented: Read as '0'                        |

#### TABLE 14-2: SUMMARY OF REGISTERS ASSOCIATED WITH THE TEMPERATURE INDICATOR

| Name   | Bit 7 | Bit 6  | Bit 5 | Bit 4 | Bit 3       | Bit 2 | Bit 1                  | Bit 0 | Register<br>on page |
|--------|-------|--------|-------|-------|-------------|-------|------------------------|-------|---------------------|
| FVRCON | FVREN | FVRRDY | TSEN  | TSRNG | CDAFVR>1:0> |       | CDAFVR>1:0> ADFVR<1:0> |       |                     |

**Legend:** Shaded cells are unused by the temperature indicator module.

| Name    | Bit 7        | Bit 6           | Bit 5                                 | Bit 4          | Bit 3         | Bit 2  | Bit 1   | Bit 0   | Register<br>on Page |
|---------|--------------|-----------------|---------------------------------------|----------------|---------------|--------|---------|---------|---------------------|
| ANSELA  | —            | —               | —                                     | ANSA4          | —             | ANSA2  | ANSA1   | ANSA0   | 110                 |
| APFCON  | —            | —               | —                                     | SSSEL          | T1GSEL        | —      | CLC1SEL | NCO1SEL | 107                 |
| INTCON  | GIE          | PEIE            | TMR0IE                                | INTE           | IOCIE         | TMR0IF | INTF    | IOCIF   | 75                  |
| OSCSTAT | SOSCR        | —               | OSTS                                  | HFIOFR         | —             | _      | LFIOFR  | HFIOFS  | 60                  |
| PIE1    | TMR1GIE ADIE |                 | RCIE                                  | TXIE           | SSP1IE        | _      | TMR2IE  | TMR1IE  | 76                  |
| PIR1    | TMR1GIF      | ADIF            | RCIF                                  | TXIF           | SSP1IF        | _      | TMR2IF  | TMR1IF  | 79                  |
| TMR1H   | Holding Regi | ster for the M  | ost Significar                        | t Byte of the  | 16-bit TMR1 ( | Count  |         |         | 159*                |
| TMR1L   | Holding Regi | ster for the Le | east Significa                        | nt Byte of the | 16-bit TMR1   | Count  |         |         | 159*                |
| TRISA   | —            | _               | TRISA5                                | TRISA4         | _(1)          | TRISA2 | TRISA1  | TRISA0  | 109                 |
| T1CON   | TMR1C        | S<1:0>          | T1CKPS<1:0>                           |                | T10SCEN       | T1SYNC | —       | TMR10N  | 163                 |
| T1GCON  | TMR1GE       | T1GPOL          | T1GTM T1GSPM T1GGO/ T1GVAL T1GSS<1:0> |                | S<1:0>        | 164    |         |         |                     |

#### TABLE 19-5: SUMMARY OF REGISTERS ASSOCIATED WITH TIMER1

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by the Timer1 module.

\* Page provides register information.

Note 1: Unimplemented, read as '1'.

### 21.6 I<sup>2</sup>C MASTER MODE

Master mode is enabled by setting and clearing the appropriate SSPM bits in the SSPxCON1 register and by setting the SSPEN bit. In Master mode, the SDAx and SCKx pins must be configured as inputs. The MSSP peripheral hardware will override the output driver TRIS controls when necessary to drive the pins low.

Master mode of operation is supported by interrupt generation on the detection of the Start and Stop conditions. The Stop (P) and Start (S) bits are cleared from a Reset or when the MSSPx module is disabled. Control of the I<sup>2</sup>C bus may be taken when the P bit is set, or the bus is idle.

In Firmware Controlled Master mode, user code conducts all I<sup>2</sup>C bus operations based on Start and Stop bit condition detection. Start and Stop condition detection is the only active circuitry in this mode. All other communication is done by the user software directly manipulating the SDAx and SCLx lines.

The following events will cause the SSPx Interrupt Flag bit, SSPxIF, to be set (SSPx interrupt, if enabled):

- · Start condition detected
- Stop condition detected
- · Data transfer byte transmitted/received
- Acknowledge transmitted/received
- Repeated Start generated
  - Note 1: The MSSPx module, when configured in I<sup>2</sup>C Master mode, does not allow queueing of events. For instance, the user is not allowed to initiate a Start condition and immediately write the SSPxBUF register to initiate transmission before the Start condition is complete. In this case, the SSPxBUF will not be written to and the WCOL bit will be set, indicating that a write to the SSPxBUF did not occur
    - 2: When in Master mode, Start/Stop detection is masked and an interrupt is generated when the SEN/PEN bit is cleared and the generation is complete.

#### 21.6.1 I<sup>2</sup>C MASTER MODE OPERATION

The master device generates all of the serial clock pulses and the Start and Stop conditions. A transfer is ended with a Stop condition or with a Repeated Start condition. Since the Repeated Start condition is also the beginning of the next serial transfer, the I<sup>2</sup>C bus will not be released.

In Master Transmitter mode, serial data is output through SDAx, while SCLx outputs the serial clock. The first byte transmitted contains the slave address of the receiving device (seven bits) and the Read/Write (R/W) bit. In this case, the R/W bit will be logic '0'. Serial data is transmitted eight bits at a time. After each byte is transmitted, an Acknowledge bit is received. Start and Stop conditions are output to indicate the beginning and the end of a serial transfer.

In Master Receive mode, the first byte transmitted contains the slave address of the transmitting device (seven bits) and the R/W bit. In this case, the R/W bit will be logic '1'. Thus, the first byte transmitted is a 7-bit slave address followed by a '1' to indicate the receive bit. Serial data is received via SDAx, while SCLx outputs the serial clock. Serial data is received eight bits at a time. After each byte is received, an Acknowledge bit is transmitted. Start and Stop conditions indicate the beginning and end of transmission.

A Baud Rate Generator is used to set the clock frequency output on SCLx. See **Section21.7 "Baud Rate Generator"** for more detail.

#### 21.6.13.3 Bus Collision During a Stop Condition

Bus collision occurs during a Stop condition if:

- a) After the SDAx pin has been deasserted and allowed to float high, SDAx is sampled low after the BRG has timed out (Case 1).
- b) After the SCLx pin is deasserted, SCLx is sampled low before SDAx goes high (Case 2).

The Stop condition begins with SDAx asserted low. When SDAx is sampled low, the SCLx pin is allowed to float. When the pin is sampled high (clock arbitration), the Baud Rate Generator is loaded with SSPxADD and counts down to 0. After the BRG times out, SDAx is sampled. If SDAx is sampled low, a bus collision has occurred. This is due to another master attempting to drive a data '0' (Figure 21-38). If the SCLx pin is sampled low before SDAx is allowed to float high, a bus collision occurs. This is another case of another master attempting to drive a data '0' (Figure 21-39).

#### FIGURE 21-38: BUS COLLISION DURING A STOP CONDITION (CASE 1)



#### FIGURE 21-39: BUS COLLISION DURING A STOP CONDITION (CASE 2)



#### 22.1.1.5 TSR Status

The TRMT bit of the TXSTA register indicates the status of the TSR register. This is a read-only bit. The TRMT bit is set when the TSR register is empty and is cleared when a character is transferred to the TSR register from the TXREG. The TRMT bit remains clear until all bits have been shifted out of the TSR register. No interrupt logic is tied to this bit, so the user has to poll this bit to determine the TSR status.

| Note: | The TSR register is not mapped in data      |
|-------|---|
|       | memory, so it is not available to the user. |

#### 22.1.1.6 Transmitting 9-Bit Characters

The EUSART supports 9-bit character transmissions. When the TX9 bit of the TXSTA register is set, the EUSART will shift nine bits out for each character transmitted. The TX9D bit of the TXSTA register is the ninth, and Most Significant, data bit. When transmitting 9-bit data, the TX9D data bit must be written before writing the eight Least Significant bits into the TXREG. All nine bits of data will be transferred to the TSR shift register immediately after the TXREG is written.

A special 9-bit Address mode is available for use with multiple receivers. See **Section22.1.2.7** "Address **Detection**" for more information on the address mode.

- 22.1.1.7 Asynchronous Transmission Set-up:
- Initialize the SPBRGH, SPBRGL register pair and the BRGH and BRG16 bits to achieve the desired baud rate (see Section22.4 "EUSART Baud Rate Generator (BRG)").
- 2. Enable the asynchronous serial port by clearing the SYNC bit and setting the SPEN bit.
- 3. If 9-bit transmission is desired, set the TX9 control bit. A set ninth data bit will indicate that the eight Least Significant data bits are an address when the receiver is set for address detection.
- 4. Set SCKP bit if inverted transmit is desired.
- 5. Enable the transmission by setting the TXEN control bit. This will cause the TXIF interrupt bit to be set.
- If interrupts are desired, set the TXIE interrupt enable bit of the PIE1 register. An interrupt will occur immediately provided that the GIE and PEIE bits of the INTCON register are also set.
- 7. If 9-bit transmission is selected, the ninth bit should be loaded into the TX9D data bit.
- 8. Load 8-bit data into the TXREG register. This will start the transmission.



### FIGURE 22-4: ASYNCHRONOUS TRANSMISSION (BACK-TO-BACK)



### FIGURE 22-3: ASYNCHRONOUS TRANSMISSION

|        | SYNC = 0, BRGH = 1, BRG16 = 0 |            |                             |                |            |                             |                |            |                             |                |            |                             |
|--------|-------------------------------|------------|-----------------------------|----------------|------------|-----------------------------|----------------|------------|-----------------------------|----------------|------------|-----------------------------|
| BAUD   | Fos                           | c = 8.00   | 0 MHz                       | Fos            | c = 4.00   | 0 MHz                       | Foso           | = 3.686    | 4 MHz                       | Fos            | c = 1.00   | ) MHz                       |
| RATE   | Actual<br>Rate                | %<br>Error | SPBRG<br>value<br>(decimal) | Actual<br>Rate | %<br>Error | SPBRG<br>value<br>(decimal) | Actual<br>Rate | %<br>Error | SPBRG<br>value<br>(decimal) | Actual<br>Rate | %<br>Error | SPBRG<br>value<br>(decimal) |
| 300    | —                             |            |                             | _              | _          |                             | _              | _          | _                           | 300            | 0.16       | 207                         |
| 1200   | —                             |            | —                           | 1202           | 0.16       | 207                         | 1200           | 0.00       | 191                         | 1202           | 0.16       | 51                          |
| 2400   | 2404                          | 0.16       | 207                         | 2404           | 0.16       | 103                         | 2400           | 0.00       | 95                          | 2404           | 0.16       | 25                          |
| 9600   | 9615                          | 0.16       | 51                          | 9615           | 0.16       | 25                          | 9600           | 0.00       | 23                          | —              | _          | _                           |
| 10417  | 10417                         | 0.00       | 47                          | 10417          | 0.00       | 23                          | 10473          | 0.53       | 21                          | 10417          | 0.00       | 5                           |
| 19.2k  | 19231                         | 0.16       | 25                          | 19.23k         | 0.16       | 12                          | 19.2k          | 0.00       | 11                          | _              | _          | _                           |
| 57.6k  | 55556                         | -3.55      | 8                           | —              | _          | _                           | 57.60k         | 0.00       | 3                           | —              | _          | _                           |
| 115.2k | —                             | _          | —                           | —              | —          | _                           | 115.2k         | 0.00       | 1                           | _              | —          | _                           |

| TABLE 22-5: BAUD RATES FOR ASTNCHRONOUS MODES (CONTINUE) | ABLE 22-5: | BAUD RATES FOR ASYNCHRONOUS MODES (CONTINUED) |
|--|------------|---|
|--|------------|---|

|        |                   |            |                             |                   | SYNC       | <b>C</b> = 0, BRGH          | l = 0, BRG        | <b>616 =</b> 1 |                             |                    |            |                             |
|--------|-------------------|------------|-----------------------------|-------------------|------------|-----------------------------|-------------------|----------------|-----------------------------|--------------------|------------|-----------------------------|
| BAUD   | Fosc = 20.000 MHz |            |                             | Fosc = 18.432 MHz |            |                             | Fosc = 16.000 MHz |                |                             | Fosc = 11.0592 MHz |            |                             |
| RATE   | Actual<br>Rate    | %<br>Error | SPBRG<br>value<br>(decimal) | Actual<br>Rate    | %<br>Error | SPBRG<br>value<br>(decimal) | Actual<br>Rate    | %<br>Error     | SPBRG<br>value<br>(decimal) | Actual<br>Rate     | %<br>Error | SPBRG<br>value<br>(decimal) |
| 300    | 300.0             | -0.01      | 4166                        | 300.0             | 0.00       | 3839                        | 300.03            | 0.01           | 3332                        | 300.0              | 0.00       | 2303                        |
| 1200   | 1200              | -0.03      | 1041                        | 1200              | 0.00       | 959                         | 1200.5            | 0.04           | 832                         | 1200               | 0.00       | 575                         |
| 2400   | 2399              | -0.03      | 520                         | 2400              | 0.00       | 479                         | 2398              | -0.08          | 416                         | 2400               | 0.00       | 287                         |
| 9600   | 9615              | 0.16       | 129                         | 9600              | 0.00       | 119                         | 9615              | 0.16           | 103                         | 9600               | 0.00       | 71                          |
| 10417  | 10417             | 0.00       | 119                         | 10378             | -0.37      | 110                         | 10417             | 0.00           | 95                          | 10473              | 0.53       | 65                          |
| 19.2k  | 19.23k            | 0.16       | 64                          | 19.20k            | 0.00       | 59                          | 19.23k            | 0.16           | 51                          | 19.20k             | 0.00       | 35                          |
| 57.6k  | 56.818            | -1.36      | 21                          | 57.60k            | 0.00       | 19                          | 58.82k            | 2.12           | 16                          | 57.60k             | 0.00       | 11                          |
| 115.2k | 113.636           | -1.36      | 10                          | 115.2k            | 0.00       | 9                           | 111.11k           | -3.55          | 8                           | 115.2k             | 0.00       | 5                           |

|        |                |            |                             |                | SYNC             | C = 0, BRGH                 | l = 0, BRC     | G16 = 1           |                             |                |                  |                             |  |
|--------|----------------|------------|-----------------------------|----------------|------------------|-----------------------------|----------------|-------------------|-----------------------------|----------------|------------------|-----------------------------|--|
| BAUD   | Fos            | c = 8.00   | 0 MHz                       | Fos            | Fosc = 4.000 MHz |                             |                | Fosc = 3.6864 MHz |                             |                | Fosc = 1.000 MHz |                             |  |
| RATE   | Actual<br>Rate | %<br>Error | SPBRG<br>value<br>(decimal) | Actual<br>Rate | %<br>Error       | SPBRG<br>value<br>(decimal) | Actual<br>Rate | %<br>Error        | SPBRG<br>value<br>(decimal) | Actual<br>Rate | %<br>Error       | SPBRG<br>value<br>(decimal) |  |
| 300    | 299.9          | -0.02      | 1666                        | 300.1          | 0.04             | 832                         | 300.0          | 0.00              | 767                         | 300.5          | 0.16             | 207                         |  |
| 1200   | 1199           | -0.08      | 416                         | 1202           | 0.16             | 207                         | 1200           | 0.00              | 191                         | 1202           | 0.16             | 51                          |  |
| 2400   | 2404           | 0.16       | 207                         | 2404           | 0.16             | 103                         | 2400           | 0.00              | 95                          | 2404           | 0.16             | 25                          |  |
| 9600   | 9615           | 0.16       | 51                          | 9615           | 0.16             | 25                          | 9600           | 0.00              | 23                          | —              | _                | _                           |  |
| 10417  | 10417          | 0.00       | 47                          | 10417          | 0.00             | 23                          | 10473          | 0.53              | 21                          | 10417          | 0.00             | 5                           |  |
| 19.2k  | 19.23k         | 0.16       | 25                          | 19.23k         | 0.16             | 12                          | 19.20k         | 0.00              | 11                          | —              | _                | _                           |  |
| 57.6k  | 55556          | -3.55      | 8                           | —              | _                | _                           | 57.60k         | 0.00              | 3                           | —              | _                | _                           |  |
| 115.2k | —              | _          | _                           | —              | _                | _                           | 115.2k         | 0.00              | 1                           | —              | _                | _                           |  |

### 24.1 CLCx Setup

Programming the CLCx module is performed by configuring the four stages in the logic signal flow. The four stages are:

- Data selection
- · Data gating
- · Logic function selection
- Output polarity

Each stage is setup at run time by writing to the corresponding CLCx Special Function Registers. This has the added advantage of permitting logic reconfiguration on-the-fly during program execution.

#### 24.1.1 DATA SELECTION

There are 16 signals available as inputs to the configurable logic. Four 8-input multiplexers are used to select the inputs to pass on to the next stage. The 16 inputs to the multiplexers are arranged in groups of four. Each group is available to two of the four multiplexers, in each case, paired with a different group. This arrangement makes possible selection of up to two from a group without precluding a selection from another group.

Data selection is through four multiplexers as indicated on the left side of Figure 24-2. Data inputs in the figure are identified by a generic numbered input name.

Table 24-1 correlates the generic input name to the actual signal for each CLC module. The columns labeled lcxd1 through lcxd4 indicate the MUX output for the selected data input. D1S through D4S are abbreviations for the MUX select input codes: LCxD1S<2:0> through LCxD4S<2:0>, respectively. Selecting a data input in a column excludes all other inputs in that column.

Data inputs are selected with CLCxSEL0 and CLCxSEL1 registers (Register 24-3 and Register 24-5, respectively).

**Note:** Data selections are undefined at power-up.

| Data Input | lcxd1<br>D1S | lcxd2<br>D2S | lcxd3<br>D3S | lcxd4<br>D4S | CLC 1       | CLC 2       | CLC 3              | CLC 4          |
|------------|--------------|--------------|--------------|--------------|-------------|-------------|--------------------|----------------|
| LCx_in[0]  | 000          | -            |              | 100          | CLC1IN0     | CLC2IN0     | CLC3IN0            | CLC4IN0        |
| LCx_in[1]  | 001          | _            | _            | 101          | CLC1IN1     | CLC2IN1     | CLC3IN1            | CLC4IN1        |
| LCx_in[2]  | 010          | _            | _            | 110          | C1OUT_sync  | C1OUT_sync  | C1OUT_sync         | C1OUT_sync     |
| LCx_in[3]  | 011          | _            | _            | 111          | C2OUT_sync  | C2OUT_sync  | C2OUT_sync         | C2OUT_sync     |
| LCx_in[4]  | 100          | 000          | _            | _            | Fosc        | Fosc        | Fosc               | Fosc           |
| LCx_in[5]  | 101          | 001          | _            | —            | T0_overflow | T0_overflow | T0_overflow        | T0_overflow    |
| LCx_in[6]  | 110          | 010          | _            | _            | T1_overflow | T1_overflow | T1_overflow        | T1_overflow    |
| LCx_in[7]  | 111          | 011          | _            | _            | T2_match    | T2_match    | T2_match           | T2_match       |
| LCx_in[8]  | _            | 100          | 000          | —            | LC1_out     | LC1_out     | LC1_out            | LC1_out        |
| LCx_in[9]  |              | 101          | 001          |              | LC2_out     | LC2_out     | LC2_out            | LC2_out        |
| LCx_in[10] |              | 110          | 010          |              | LC3_out     | LC3_out     | LC3_out            | LC3_out        |
| LCx_in[11] | _            | 111          | 011          | —            | LC4_out     | LC4_out     | LC4_out            | LC4_out        |
| LCx_in[12] |              |              | 100          | 000          | NCO1_out    | LFINTOSC    | TX_out<br>(EUSART) | SCK_out (MSSP) |
| LCx_in[13] |              |              | 101          | 001          | HFINTOSC    | FRC         | LFINTOSC           | SDO_out (MSSP) |
| LCx_in[14] | _            | _            | 110          | 010          | PWM3_out    | PWM1_out    | PWM2_out           | PWM1_out       |
| LCx_in[15] | _            | _            | 111          | 011          | PWM4_out    | PWM2_out    | PWM3_out           | PWM4_out       |

TABLE 24-1: CLCx DATA INPUT SELECTION

#### FIGURE 24-3: PROGRAMMABLE LOGIC FUNCTIONS



| TABLE 24-3: | SUMMARY OF REGISTERS ASSOCIATED WITH CLCx |
|-------------|---|
|-------------|---|

| Name     | Bit7     | Bit6        | Bit5        | Bit4     | Blt3     | Bit2         | Bit1        | Bit0     | Register<br>on Page |
|----------|----------|-------------|-------------|----------|----------|--------------|-------------|----------|---------------------|
| ANSELA   | _        |             | —           | ANSA4    | —        | ANSA2        | ANSA1       | ANSA0    | 110                 |
| ANSELB   | _        | _           | ANSB5       | ANSB4    | —        | —            | —           | —        | 114                 |
| ANSELC   | ANSC7    | ANSC6       | —           | —        | ANSC3    | ANSC2        | ANSC1       | ANSC0    | 118                 |
| CLC1CON  | LC1EN    | LC10E       | LC10UT      | LC1INTP  | LC1INTN  | L            | C1MODE<2:0  | >        | 263                 |
| CLCDATA  | _        | _           | _           | _        | _        | MLC3OUT      | MLC2OUT     | MLC1OUT  | 271                 |
| CLC1GLS0 | LC1G1D4T | LC1G1D4N    | LC1G1D3T    | LC1G1D3N | LC1G1D2T | LC1G1D2N     | LC1G1D1T    | LC1G1D1N | 267                 |
| CLC1GLS1 | LC1G2D4T | LC1G2D4N    | LC1G2D3T    | LC1G2D3N | LC1G2D2T | LC1G2D2N     | LC1G2D1T    | LC1G2D1N | 268                 |
| CLC1GLS2 | LC1G3D4T | LC1G3D4N    | LC1G3D3T    | LC1G3D3N | LC1G3D2T | LC1G3D2N     | LC1G3D1T    | LC1G3D1N | 269                 |
| CLC1GLS3 | LC1G4D4T | LC1G4D4N    | LC1G4D3T    | LC1G4D3N | LC1G4D2T | LC1G4D2N     | LC1G4D1T    | LC1G4D1N | 270                 |
| CLC1POL  | LC1POL   | _           | _           | _        | LC1G4POL | LC1G3POL     | LC1G2POL    | LC1G1POL | 264                 |
| CLC1SEL0 | _        |             | LC1D2S<2:0> |          | —        |              | LC1D1S<2:0> |          | 265                 |
| CLC1SEL1 | _        |             | LC1D4S<2:0> |          | —        |              | LC1D3S<2:0> |          | 266                 |
| CLC2CON  | LC2EN    | LC2OE       | LC2OUT      | LC2INTP  | LC2INTN  | L            | C2MODE<2:0  | >        | 263                 |
| CLC2GLS0 | LC2G1D4T | LC2G1D4N    | LC2G1D3T    | LC2G1D3N | LC2G1D2T | LC2G1D2N     | LC2G1D1T    | LC2G1D1N | 267                 |
| CLC2GLS1 | LC2G2D4T | LC2G2D4N    | LC2G2D3T    | LC2G2D3N | LC2G2D2T | LC2G2D2N     | LC2G2D1T    | LC2G2D1N | 268                 |
| CLC2GLS2 | LC2G3D4T | LC2G3D4N    | LC2G3D3T    | LC2G3D3N | LC2G3D2T | LC2G3D2N     | LC2G3D1T    | LC2G3D1N | 269                 |
| CLC2GLS3 | LC2G4D4T | LC2G4D4N    | LC2G4D3T    | LC2G4D3N | LC2G4D2T | LC2G4D2N     | LC2G4D1T    | LC2G4D1N | 270                 |
| CLC2POL  | LC2POL   | _           | —           | —        | LC2G4POL | LC2G3POL     | LC2G2POL    | LC2G1POL | 264                 |
| CLC2SEL0 | _        |             | LC2D2S<2:0> |          | —        |              | LC2D1S<2:0> |          | 265                 |
| CLC2SEL1 | _        |             | LC2D4S<2:0> |          | —        |              | LC2D3S<2:0> |          | 266                 |
| CLC3CON  | LC3EN    | LC3OE       | LC3OUT      | LC3INTP  | LC3INTN  | LC3MODE<2:0> |             |          | 263                 |
| CLC3GLS0 | LC3G1D4T | LC3G1D4N    | LC3G1D3T    | LC3G1D3N | LC3G1D2T | LC3G1D2N     | LC3G1D1T    | LC3G1D1N | 267                 |
| CLC3GLS1 | LC3G2D4T | LC3G2D4N    | LC3G2D3T    | LC3G2D3N | LC3G2D2T | LC3G2D2N     | LC3G2D1T    | LC3G2D1N | 268                 |
| CLC3GLS2 | LC3G3D4T | LC3G3D4N    | LC3G3D3T    | LC3G3D3N | LC3G3D2T | LC3G3D2N     | LC3G3D1T    | LC3G3D1N | 269                 |
| CLC3GLS3 | LC3G4D4T | LC3G4D4N    | LC3G4D3T    | LC3G4D3N | LC3G4D2T | LC3G4D2N     | LC3G4D1T    | LC3G4D1N | 270                 |
| CLC3POL  | LC3POL   | _           | _           | _        | LC3G4POL | LC3G3POL     | LC3G2POL    | LC3G1POL | 264                 |
| CLC3SEL0 | _        |             | LC3D2S<2:0> |          | —        |              | LC3D1S<2:0> |          | 265                 |
| CLC3SEL1 | _        |             | LC3D4S<2:0> |          | —        | LC3D3S<2:0>  |             |          | 266                 |
| CLC4CON  | LC4EN    | LC4OE       | LC4OUT      | LC4INTP  | LC4INTN  | L            | C4MODE<2:0  | >        | 263                 |
| CLC4GLS0 | LC4G1D4T | LC4G1D4N    | LC4G1D3T    | LC4G1D3N | LC4G1D2T | LC4G1D2N     | LC4G1D1T    | LC4G1D1N | 267                 |
| CLC4GLS1 | LC4G2D4T | LC4G2D4N    | LC4G2D3T    | LC4G2D3N | LC4G2D2T | LC4G2D2N     | LC4G2D1T    | LC4G2D1N | 268                 |
| CLC4GLS2 | LC4G3D4T | LC4G3D4N    | LC4G3D3T    | LC4G3D3N | LC4G3D2T | LC4G3D2N     | LC4G3D1T    | LC4G3D1N | 269                 |
| CLC4GLS3 | LC4G4D4T | LC4G4D4N    | LC4G4D3T    | LC4G4D3N | LC4G4D2T | LC4G4D2N     | LC4G4D1T    | LC4G4D1N | 270                 |
| CLC4POL  | LC4POL   | _           | _           | _        | LC4G4POL | LC4G3POL     | LC4G2POL    | LC4G1POL | 264                 |
| CLC4SEL0 | _        |             | LC4D2S<2:0> |          | —        |              | LC4D1S<2:0> |          | 265                 |
| CLC4SEL1 | _        | LC4D4S<2:0> |             |          | _        |              | LC4D3S<2:0> |          | 266                 |
| INTCON   | GIE      | PEIE        | TMR0IE      | INTE     | IOCIE    | TMR0IF       | INTF        | IOCIF    | 75                  |
| PIE3     | _        |             | —           | —        | CLC4IE   | CLC3IE       | CLC2IE      | CLC1IE   | 78                  |
| PIR3     | -        | _           | —           | —        | CLC4IF   | CLC3IF       | CLC2IF      | CLC1IF   | 81                  |
| TRISA    | -        | _           | TRISA5      | TRISA4   | (1)      | TRISA2       | TRISA1      | TRISA0   | 109                 |
| TRISB    | TRISB7   | TRISB6      | TRISB5      | TRISB4   | —        | —            | —           | —        | 113                 |
| TRISC    | TRISC7   | TRISC6      | TRISC5      | TRISC4   | TRISC3   | TRISC2       | TRISC1      | TRISC0   | 117                 |

 Legend:
 — = unimplemented read as '0',. Shaded cells are not used for CLC module.

 Note
 1:
 Unimplemented, read as '1'.

### REGISTER 26-4: CWGxDBR: COMPLEMENTARY WAVEFORM GENERATOR (CWGx) RISING DEAD-BAND COUNT REGISTER

|                                     | 02/1      |                  |               |   |                  |          |         |  |  |
|-------------------------------------|-----------|------------------|---------------|---|------------------|----------|---------|--|--|
| U-0                                 | U-0       | R/W-x/u          | R/W-x/u       | R/W-x/u   | R/W-x/u          | R/W-x/u  | R/W-x/u |  |  |
| _                                   | _         |                  |               | CWGxD   | BR<5:0>          |          |         |  |  |
| bit 7                               |           | ·                |               |   |                  |          | bit 0   |  |  |
|                                     |           |                  |               |   |                  |          |         |  |  |
| Legend:                             |           |                  |               |   |                  |          |         |  |  |
| R = Readabl                         | le bit    | W = Writable     | bit           | U = Unimpler  | nented bit, read | l as '0' |         |  |  |
| u = Bit is unchanged                |           | x = Bit is unkr  | nown          | -n/n = Value at POR and BOR/Value at all other Resets |                  |          |         |  |  |
| '1' = Bit is set '0' = Bit is cle   |           | '0' = Bit is cle | ared          | q = Value depends on condition                        |                  |          |         |  |  |
|                                     |           |                  |               |   |                  |          |         |  |  |
| bit 7-6                             | Unimplem  | ented: Read as ' | 0'            |   |                  |          |         |  |  |
| bit 5-0                             | CWGxDBR   | 2<5:0>: Complem  | nentary Wavef | form Generator  | (CWGx) Rising    | Counts   |         |  |  |
|                                     | 11 1111 = | 63-64 counts of  | dead band     |   |                  |          |         |  |  |
| 11 1110 = 62-63 counts of dead band |           |                  |               |   |                  |          |         |  |  |
|                                     | •         |                  |               |   |                  |          |         |  |  |
|                                     | •         |                  |               |   |                  |          |         |  |  |
|                                     | •         |                  |               |   |                  |          |         |  |  |
|                                     | 00 0010 - | 2.2 counts of do | ad band       |   |                  |          |         |  |  |

 $00\ 0010 = 2-3$  counts of dead band

00 0001 = 1-2 counts of dead band

00 0000 = 0 counts of dead band

### REGISTER 26-5: CWGxDBF: COMPLEMENTARY WAVEFORM GENERATOR (CWGx) FALLING DEAD-BAND COUNT REGISTER

| U-0   | U-0 | R/W-x/u | R/W-x/u | R/W-x/u | R/W-x/u | R/W-x/u | R/W-x/u |
|-------|-----|---------|---------|---------|---------|---------|---------|
| —     | _   |         |         | CWGxD   | BF<5:0> |         |         |
| bit 7 |     |         |         |         |         |         | bit 0   |

| Legend:              |                      |   |
|----------------------|----------------------|---|
| R = Readable bit     | W = Writable bit     | U = Unimplemented bit, read as '0'                    |
| u = Bit is unchanged | x = Bit is unknown   | -n/n = Value at POR and BOR/Value at all other Resets |
| '1' = Bit is set     | '0' = Bit is cleared | q = Value depends on condition                        |

| bit 7-6 | Unimplemented: Read as '0'          |
|---------|-------------------------------------|
| bit 5-0 | CWGxDBF<5:0>: Complementary Wavefor |

CWGxDBF<5:0>: Complementary Waveform Generator (CWGx) Falling Counts

11 1111 = 63-64 counts of dead band

- 11 1110 = 62-63 counts of dead band
- •
- •
- 00 0010 = 2-3 counts of dead band
- 00 0001 = 1-2 counts of dead band
- 00 0000 = 0 counts of dead band. Dead-band generation is bypassed.

### 28.2 Instruction Descriptions

| ADDFSR           | Add Literal to FSRn   |
|------------------|---|
| Syntax:          | [ label ] ADDFSR FSRn, k  |
| Operands:        | $-32 \le k \le 31$<br>n $\in$ [ 0, 1]   |
| Operation:       | $FSR(n) + k \rightarrow FSR(n)$   |
| Status Affected: | None  |
| Description:     | The signed 6-bit literal 'k' is added to<br>the contents of the FSRnH:FSRnL<br>register pair. |
|                  | ESPn is limited to the range 0000h -  |

FSRn is limited to the range 0000h -FFFFh. Moving beyond these bounds will cause the FSR to wrap-around.

| ADDLW            | Add literal and W   |
|------------------|---|
| Syntax:          | [ <i>label</i> ] ADDLW k  |
| Operands:        | $0 \leq k \leq 255$   |
| Operation:       | $(W) + k \to (W)$   |
| Status Affected: | C, DC, Z  |
| Description:     | The contents of the W register are<br>added to the 8-bit literal 'k' and the<br>result is placed in the W register. |

| ANDLW            | AND literal with W  |
|------------------|---|
| Syntax:          | [ <i>label</i> ] ANDLW k  |
| Operands:        | $0 \leq k \leq 255$   |
| Operation:       | (W) .AND. (k) $\rightarrow$ (W)   |
| Status Affected: | Z   |
| Description:     | The contents of W register are<br>AND'ed with the 8-bit literal 'k'. The<br>result is placed in the W register. |

| ANDWF            | AND W with f  |  |  |  |
|------------------|---|--|--|--|
| Syntax:          | [ <i>label</i> ] ANDWF f,d  |  |  |  |
| Operands:        | $\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$   |  |  |  |
| Operation:       | (W) .AND. (f) $\rightarrow$ (destination)   |  |  |  |
| Status Affected: | Z   |  |  |  |
| Description:     | AND the W register with register 'f'. If<br>'d' is '0', the result is stored in the W<br>register. If 'd' is '1', the result is stored<br>back in register 'f'. |  |  |  |

| ADDWF            | Add W and f   |  |  |  |  |
|------------------|---|--|--|--|--|
| Syntax:          | [label] ADDWF f,d   |  |  |  |  |
| Operands:        | $\begin{array}{l} 0 \leq f \leq 127 \\ d  \in  [0,1] \end{array}$   |  |  |  |  |
| Operation:       | (W) + (f) $\rightarrow$ (destination)   |  |  |  |  |
| Status Affected: | C, DC, Z  |  |  |  |  |
| Description:     | Add the contents of the W register<br>with register 'f'. If 'd' is '0', the result is<br>stored in the W register. If 'd' is '1', the<br>result is stored back in register 'f'. |  |  |  |  |

| ADDWFC | ADD W and CARRY bit to f |
|--------|--------------------------|
|        |                          |

| Syntax:          | [ <i>label</i> ] ADDWFC f {,d}  |  |  |  |  |  |
|------------------|---|--|--|--|--|--|
| Operands:        | $\begin{array}{l} 0 \leq f \leq 127 \\ d  \in  [0,1] \end{array}$   |  |  |  |  |  |
| Operation:       | $(W) + (f) + (C) \rightarrow dest$  |  |  |  |  |  |
| Status Affected: | C, DC, Z  |  |  |  |  |  |
| Description:     | Add W, the Carry flag and data mem-<br>ory location 'f'. If 'd' is '0', the result is<br>placed in W. If 'd' is '1', the result is<br>placed in data memory location 'f'. |  |  |  |  |  |

| ASRF             | Arithmetic Right Shift  |
|------------------|---|
| Syntax:          | [ <i>label</i> ]ASRF f{,d}  |
| Operands:        | $\begin{array}{l} 0 \leq f \leq 127 \\ d  \in  [0,1] \end{array}$   |
| Operation:       | (f<7>)→ dest<7><br>(f<7:1>) → dest<6:0>,<br>(f<0>) → C,   |
| Status Affected: | C, Z  |
| Description:     | The contents of register 'f' are shifted<br>one bit to the right through the Carry<br>flag. The MSb remains unchanged. If<br>'d' is '0', the result is placed in W. If 'd'<br>is '1', the result is stored back in<br>register 'f'. |



#### **FIGURE 29-7: CLKOUT AND I/O TIMING**



| TABLE 29-9: | CLKOUT | AND I/O | TIMING | PARAMETERS |
|-------------|--------|---------|--------|------------|
|             |        |         |        |            |

| Standard Operating Conditions (unless otherwise stated) |          |   |               |      |      |       |                                |
|---|----------|---|---------------|------|------|-------|--------------------------------|
| Param.<br>No.   | Sym.     | Characteristic  | Min.          | Тур† | Max. | Units | Conditions                     |
| OS11  | TosH2ckL | Fosc↑ to CLKOUT↓ <sup>(1)</sup>                               | —             |      | 70   | ns    | $3.3V \le V\text{DD} \le 5.0V$ |
| OS12  | TosH2ckH | Fosc↑ to CLKOUT↑ <sup>(1)</sup>                               | —             | 1    | 72   | ns    | $3.3V \le V\text{DD} \le 5.0V$ |
| OS13  | TckL2ioV | CLKOUT↓ to Port out valid <sup>(1)</sup>                      | —             | 1    | 20   | ns    |                                |
| OS14  | TioV2ckH | Port input valid before CLKOUT <sup>(1)</sup>                 | Tosc + 200 ns |      |      | ns    |                                |
| OS15  | TosH2ioV | Fosc↑ (Q1 cycle) to Port out valid                            | —             | 50   | 70*  | ns    | $3.3V \le V\text{DD} \le 5.0V$ |
| OS16  | TosH2iol | Fosc↑ (Q2 cycle) to Port input invalid<br>(I/O in setup time) | 50            |      |      | ns    | $3.3V \le V\text{DD} \le 5.0V$ |
| OS17  | TioV2osH | Port input valid to Fosc↑ (Q2 cycle)<br>(I/O in setup time)   | 20            | _    | _    | ns    |                                |
| OS18*   | TioR     | Port output rise time   | —             | 40   | 72   | ns    | VDD = 1.8V                     |
|   |          |   | _             | 15   | 32   |       | $3.3V \le V\text{DD} \le 5.0V$ |
| OS19*   | TioF     | Port output fall time   | —             | 28   | 55   | ns    | VDD = 1.8V                     |
|   |          |   | —             | 15   | 30   |       | $3.3V \le V\text{DD} \le 5.0V$ |
| OS20*   | Tinp     | INT pin input high or low time                                | 25            | _    | —    | ns    |                                |
| OS21*   | Tioc     | Interrupt-on-change new input level time                      | 25            | _    | _    | ns    |                                |
| * These parameters are characterized but not tested     |          |   |               |      |      |       |                                |

These parameters are characterized but not tested.

Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. t

Note 1: Measurements are taken in EXTRC mode where CLKOUT output is 4 x Tosc.

















#### 31.11 Demonstration/Development Boards, Evaluation Kits, and Starter Kits

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM<sup>™</sup> and dsPICDEM<sup>™</sup> demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ<sup>®</sup> security ICs, CAN, IrDA<sup>®</sup>, PowerSmart battery management, SEEVAL<sup>®</sup> evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Also available are starter kits that contain everything needed to experience the specified device. This usually includes a single application and debug capability, all on one board.

Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.

### 31.12 Third-Party Development Tools

Microchip also offers a great collection of tools from third-party vendors. These tools are carefully selected to offer good value and unique functionality.

- Device Programmers and Gang Programmers from companies, such as SoftLog and CCS
- Software Tools from companies, such as Gimpel and Trace Systems
- Protocol Analyzers from companies, such as Saleae and Total Phase
- Demonstration Boards from companies, such as MikroElektronika, Digilent<sup>®</sup> and Olimex
- Embedded Ethernet Solutions from companies, such as EZ Web Lynx, WIZnet and IPLogika<sup>®</sup>

20-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



### **RECOMMENDED LAND PATTERN**

|                          | Units | MILLIMETERS |      |      |  |
|--------------------------|-------|-------------|------|------|--|
| Dimension Limits         |       | MIN         | NOM  | MAX  |  |
| Contact Pitch            | E     | 1.27 BSC    |      |      |  |
| Contact Pad Spacing      | С     |             | 9.40 |      |  |
| Contact Pad Width (X20)  | X     |             |      | 0.60 |  |
| Contact Pad Length (X20) | Y     |             |      | 1.95 |  |
| Distance Between Pads    | Gx    | 0.67        |      |      |  |
| Distance Between Pads    | G     | 7.45        |      |      |  |

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2094A