

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	8051
Core Size	8-Bit
Speed	25MHz
Connectivity	I²C, SPI, UART/USART
Peripherals	DMA, POR, PWM, WDT
Number of I/O	57
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8.25K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.8V
Data Converters	A/D 16x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	80-TQFP
Supplier Device Package	80-TQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/c8051f962-a-gqr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

C8051F96x

	28.3 SMRus Operation	383
	28.3.1 Transmitter V/s. Pocoivor	302
	28.3.2 Arbitration	303
	28.3.2. Albitation	202
	28.2.4. SOL Low Timpout	202
	20.3.4. SOL LOW TIMEOUL	202
	20.3.5. SOL FIIII (SIVIDUS FIEE) TIMEOUL	304 204
	20.4.4. CMDus Configuration Deviator	304 204
	28.4.1. SIVIBUS Configuration Register	384
	28.4.2. SIMBUCIN CONTROL REGISTER	388
	28.4.3. Hardware Slave Address Recognition	390
	28.4.4. Data Register	393
	28.5. SMBus Transfer Modes	393
	28.5.1. Write Sequence (Master)	393
	28.5.2. Read Sequence (Master)	394
	28.5.3. Write Sequence (Slave)	395
	28.5.4. Read Sequence (Slave)	396
	28.6. SMBus Status Decoding	397
29	. UART0	402
	29.1. Enhanced Baud Rate Generation	403
	29.2. Operational Modes	404
	29.2.1. 8-Bit UART	404
	29.2.2. 9-Bit UART	404
	29.3. Multiprocessor Communications	405
30	. Enhanced Serial Peripheral Interface (SPI0)	411
	30.1. Signal Descriptions	412
	30.1.1. Master Out, Slave In (MOSI)	412
	30.1.2. Master In, Slave Out (MISO)	412
	30.1.3. Serial Clock (SCK)	412
	30.1.4. Slave Select (NSS)	412
	30.2. SPI0 Master Mode Operation	412
	30.3. SPI0 Slave Mode Operation	414
	30.4. SPI0 Interrupt Sources	415
	30.5. Serial Clock Phase and Polarity	415
	30.6. SPI Special Function Registers	417
32	. Timers	444
	32.1. Timer 0 and Timer 1	446
	32.1.1. Mode 0: 13-bit Counter/Timer	446
	32.1.2. Mode 1: 16-bit Counter/Timer	447
	32.1.3. Mode 2: 8-bit Counter/Timer with Auto-Reload	447
	32.1.4. Mode 3: Two 8-bit Counter/Timers (Timer 0 Only)	448
	32.2. Timer 2	454
	32.2.1. 16-bit Timer with Auto-Reload	454
	32.2.2. 8-bit Timers with Auto-Reload	455
	32.2.3. Comparator 0/SmaRTClock Capture Mode	455
	32.3. Timer 3	460



Figure 7.1. Comparator 0 Functional Block Diagram	105
Figure 7.2. Comparator 1 Functional Block Diagram	106
Figure 7.3. Comparator Hysteresis Plot	107
Figure 7.4. CPn Multiplexer Block Diagram	112
Figure 8.1. CIP-51 Block Diagram	115
Figure 9.1. C8051F96x Memory Map	124
Figure 9.2. Flash Program Memory Map	125
Figure 9.3 Address Memory Map for Instruction Fetches	126
Figure 10.1 Multiplexed Configuration Example	134
Figure 10.2 Non-multiplexed Configuration Example	135
Figure 10.3 EMIE Operating Modes	135
Figure 10.0. Elvin Operating Modes	130
Figure 10.5. Non-multiplexed 8 bit MOV/X without Bank Soloct Timing	140
Figure 10.6. Non-multiplexed 8-bit MOVX with Dank Select Timing	140
Figure 10.5. Non-multiplexed 8-bit MOVX with Bank Select Timing	141
Figure 10.7. Multiplexed 16-bit MOVX Timing	142
Figure 10.8. Multiplexed 8-bit MOVX without Bank Select Timing	143
Figure 10.9. Multiplexed 8-bit MOVX with Bank Select Timing	144
Figure 11.1. DMA0 Block Diagram	147
Figure 12.1. CRC0 Block Diagram	160
Figure 12.2. Bit Reverse Register	167
Figure 13.1. Polynomial Representation	168
Figure 14.1. AES Peripheral Block Diagram	176
Figure 14.2. Key Inversion Data Flow	179
Figure 14.3. AES Block Cipher Data Flow	185
Figure 14.4. Cipher Block Chaining Mode	190
Figure 14.5. CBC Encryption Data Flow	191
Figure 14.6. CBC Decryption Data Flow	195
Figure 14.7. Counter Mode	198
Figure 14.8 Counter Mode Data Flow	199
Figure 16.1 SER Page Stack	217
Figure 18.1 Flash Security Example	247
Figure 19.1 C8051E96x Power Distribution	258
Figure 19.1. Coold Troo Distribution	250
Figure 20.1 Stop Down DC DC Ruck Converter Block Diagram	209
Figure 20.1. Step Down DC-DC Buck Converter Block Diagram	209
Figure 22.1. Reset Sources	278
Figure 22.2. Power-On Reset Timing Diagram	279
Figure 23.1. Clocking Sources Block Diagram	286
Figure 23.2. 25 MHz External Crystal Example	288
Figure 24.1. SmaRTClock Block Diagram	295
Figure 24.2. Interpreting Oscillation Robustness (Duty Cycle) Test Results	303
Figure 25.1. Pulse Counter Block Diagram	312
Figure 25.2. Mode Examples	313
Figure 25.3. Reed Switch Configurations	314
Figure 25.4. Debounce Timing	318
Figure 25.5. Flutter Example	320



List of Registers

SFR	Definition 5.1. ADC0CN: ADC0 Control	86
SFR	Definition 5.2. ADC0CF: ADC0 Configuration	87
SFR	Definition 5.3. ADC0AC: ADC0 Accumulator Configuration	88
SFR	Definition 5.4. ADC0PWR: ADC0 Burst Mode Power-Up Time	89
SFR	Definition 5.5. ADC0TK: ADC0 Burst Mode Track Time	90
SFR	Definition 5.6. ADC0H: ADC0 Data Word High Byte	91
SFR	Definition 5.7. ADC0L: ADC0 Data Word Low Byte	91
SFR	Definition 5.8. ADC0GTH: ADC0 Greater-Than High Byte	92
SFR	Definition 5.9. ADC0GTL: ADC0 Greater-Than Low Byte	92
SFR	Definition 5.10. ADC0LTH: ADC0 Less-Than High Byte	93
SFR	Definition 5.11. ADC0LTL: ADC0 Less-Than Low Byte	93
SFR	Definition 5.12. ADC0MX: ADC0 Input Channel Select	96
SFR	Definition 5.13. TOFFH: Temperature Sensor Offset High Byte	99
SFR	Definition 5.14. TOFFL: Temperature Sensor Offset Low Byte	99
SFR	Definition 5.15. REF0CN: Voltage Reference Control	02
SFR	Definition 6.1. IREF0CN: Current Reference Control	03
SFR	Definition 6.2. IREF0CF: Current Reference Configuration	04
SFR	Definition 7.1. CPT0CN: Comparator 0 Control	80
SFR	Definition 7.2. CPT0MD: Comparator 0 Mode Selection	09
SFR	Definition 7.3. CPT1CN: Comparator 1 Control1	10
SFR	Definition 7.4. CPT1MD: Comparator 1 Mode Selection	11
SFR	Definition 7.5. CPT0MX: Comparator0 Input Channel Select	13
SFR	Definition 7.6. CPT1MX: Comparator1 Input Channel Select	14
SFR	Definition 8.1. DPL: Data Pointer Low Byte1	21
SFR	Definition 8.2. DPH: Data Pointer High Byte1	21
SFR	Definition 8.3. SP: Stack Pointer 1	22
SFR	Definition 8.4. ACC: Accumulator 1	22
SFR	Definition 8.5. B: B Register 1	22
SFR	Definition 8.6. PSW: Program Status Word1	23
SFR	Definition 9.1. PSBANK: Program Space Bank Select	27
SFR	Definition 10.1. EMI0CN: External Memory Interface Control	32
SFR	Definition 10.2. EMI0CF: External Memory Configuration	33
SFR	Definition 10.3. EMI0TC: External Memory Timing Control	38
SFR	Definition 11.1. DMA0EN: DMA0 Channel Enable	50
SFR	Definition 11.2. DMA0INT: DMA0 Full-Length Interrupt	51
SFR	Definition 11.3. DMA0MINT: DMA0 Mid-Point Interrupt	52
SFR	Definition 11.4. DMA0BUSY: DMA0 Busy 1	53
SFR	Definition 11.5. DMA0SEL: DMA0 Channel Select for Configuration	54
SFR	Definition 11.6. DMA0NMD: DMA Channel Mode 1	55
SFR	Definition 11.7. DMA0NCF: DMA Channel Configuration	56
SFR	Definition 11.8. DMA0NBAH: Memory Base Address High Byte	57
SFR	Definition 11.9. DMA0NBAL: Memory Base Address Low Byte 1	57
SFR	Definition 11.10. DMA0NAOH: Memory Address Offset High Byte	58



C8051F96x

SFR Definition 27.24. P3MDIN: Port3 Input Mode	372
SFR Definition 27.25. P3MDOUT: Port3 Output Mode	372
SFR Definition 27.26. P3DRV: Port3 Drive Strength	373
SFR Definition 27.27. P4: Port4	373
SFR Definition 27.28. P4MDIN: Port4 Input Mode	374
SFR Definition 27.29. P4MDOUT: Port4 Output Mode	374
SFR Definition 27.30. P4DRV: Port4 Drive Strength	375
SFR Definition 27.31. P5: Port5	375
SFR Definition 27.32. P5MDIN: Port5 Input Mode	376
SFR Definition 27.33. P5MDOUT: Port5 Output Mode	376
SFR Definition 27.34. P5DRV: Port5 Drive Strength	377
SFR Definition 27.35. P6: Port6	377
SFR Definition 27.36. P6MDIN: Port6 Input Mode	378
SFR Definition 27.37. P6MDOUT: Port6 Output Mode	378
SFR Definition 27.38. P6DRV: Port6 Drive Strength	379
SFR Definition 27.39. P7: Port7	379
SFR Definition 27.40. P7MDOUT: Port7 Output Mode	380
SFR Definition 27.41. P7DRV: Port7 Drive Strength	380
SFR Definition 28.1. SMB0CF: SMBus Clock/Configuration	387
SFR Definition 28.2. SMB0CN: SMBus Control	389
SFR Definition 28.3. SMB0ADR: SMBus Slave Address	391
SFR Definition 28.4. SMB0ADM: SMBus Slave Address Mask	392
SFR Definition 28.5. SMB0DAT: SMBus Data	393
SFR Definition 29.1. SCON0: Serial Port 0 Control	407
SFR Definition 29.2. SBUF0: Serial (UART0) Port Data Buffer	408
SFR Definition 30.1. SPI0CFG: SPI0 Configuration	418
SFR Definition 30.2. SPI0CN: SPI0 Control	419
SFR Definition 30.3. SPI0CKR: SPI0 Clock Rate	420
SFR Definition 30.4. SPI0DAT: SPI0 Data	420
SFR Definition 31.1. SPI1CFG: SPI1 Configuration	438
SFR Definition 31.2. SPI1CN: SPI1 Control	439
SFR Definition 31.3. SPI1CKR: SPI1 Clock Rate	440
SFR Definition 31.4. SPI1DAT: SPI1 Data	440
SFR Definition 32.1. CKCON: Clock Control	445
SFR Definition 32.2. TCON: Timer Control	450
SFR Definition 32.3. TMOD: Timer Mode	451
SFR Definition 32.4. TL0: Timer 0 Low Byte	452
SFR Definition 32.5. TL1: Timer 1 Low Byte	452
SFR Definition 32.6. TH0: Timer 0 High Byte	453
SFR Definition 32.7. TH1: Timer 1 High Byte	453
SFR Definition 32.8. TMR2CN: Timer 2 Control	457
SFR Definition 32.9. TMR2RLL: Timer 2 Reload Register Low Byte	458
SFR Definition 32.10. TMR2RLH: Timer 2 Reload Register High Byte	458
SFR Definition 32.11. TMR2L: Timer 2 Low Byte	459
SFR Definition 32.12. TMR2H Timer 2 High Byte	459



NameDQFN76TQFP80QFN40PypeDescriptionP6.2B1235D I/O or A InPort 6.2. See Port I/O Section for a complete description.LCD26D I/O or A InA O CD Segment Pin 26LCD Segment Pin 26P6.3B1133D I/O or A InPort 6.3. See Port I/O Section for a complete description.LCD27D I/O or A InPort 6.4. See Port I/O Section for a complete description.LCD28D I/O or A InPort 6.4. See Port I/O Section for a complete description.LCD28D I/O or A InPort 6.4. See Port I/O Section for a complete description.LCD28D I/O or A InPort 6.5. See Port I/O Section for a complete description.LCD29D I/O or A InPort 6.5. See Port I/O Section for a complete description.LCD29D I/O or A InPort 6.5. See Port I/O Section for a complete description.LCD29D I/O or A InPort 6.6. See Port I/O Section for a complete description.LCD30D I/O or A InPort 6.6. See Port I/O Section for a complete description.LCD31LCD 30D I/O or A InLCD31LCD Segment Pin 31	Nomo	Pin Numbers			Tuno	Description		
P6.2B1235D I/O or A InPort 6.2. See Port I/O Section for a complete description.LCD26A 0LCD Segment Pin 26P6.3B1133D I/O or A InPort 6.3. See Port I/O Section for a complete description.LCD27A 0LCD Segment Pin 27P6.4B1029D I/O or A InLCD28D I/O or A InPort 6.4. See Port I/O Section for a complete description.LCD28D I/O or A InPort 6.5. See Port I/O Section for a complete description.LCD28D I/O or A InPort 6.5. See Port I/O Section for a complete description.LCD29D I/O or A InPort 6.5. See Port I/O Section for a complete description.LCD29D I/O or A InPort 6.6. See Port I/O Section for a complete description.LCD30D I/O or A InPort 6.6. See Port I/O Section for a complete description.LCD31ID I/O or A InLCD31A O LCD Segment Pin 31	Name	DQFN76	TQFP80	QFN40	Type	Description		
LCD26A InA Indescription.LCD26A InA OLCD Segment Pin 26P6.3B1133D I/O or A InPort 6.3. See Port I/O Section for a complete description.LCD27AA OLCD Segment Pin 27P6.4B1029D I/O or A InPort 6.4. See Port I/O Section for a complete description.LCD28AA OLCD Segment Pin 28P6.5B927D I/O or A InPort 6.5. See Port I/O Section for a complete description.LCD29AA OLCD Segment Pin 28P6.6B825D I/O or A InPort 6.6. See Port I/O Section for a complete description.LCD30AA OLCD Segment Pin 29P6.7D218D I/O or A InPort 6.7. See Port I/O Section for a complete description.LCD31IIA OLCD Segment Pin 30LCD31IIA OLCD Segment Pin 31	P6.2	B12	35		D I/O or	Port 6.2. See Port I/O Section for a complete		
LCD26Image: second					A In	description.		
P6.3B1133D I/O or A InPort 6.3. See Port I/O Section for a complete description.LCD27AA OLCD Segment Pin 27P6.4B1029D I/O or A InPort 6.4. See Port I/O Section for a complete description.LCD28B1029D I/O or A InPort 6.4. See Port I/O Section for a complete description.LCD28DD I/O or A InPort 6.5. See Port I/O Section for a complete description.LCD28DD I/O or A InPort 6.5. See Port I/O Section for a complete description.LCD29DD I/O or A InPort 6.5. See Port I/O Section for a complete description.LCD30DD I/O or A InPort 6.6. See Port I/O Section for a complete description.LCD30DD I/O or A InPort 6.6. See Port I/O Section for a complete description.LCD31LCD 18D I/O or A InPort 6.7. See Port I/O Section for a complete description.LCD31LCD 30LCD Segment Pin 31	LCD26				ΑO	LCD Segment Pin 26		
LCD27DiffDiffA in A in description.Diff of a complete description.LCD27B1029D I/O or A inPort 6.4. See Port I/O Section for a complete description.LCD28DiffA O A OLCD Segment Pin 28P6.5B927D I/O or A inPort 6.5. See Port I/O Section for a complete description.LCD29DiffD I/O or A inPort 6.5. See Port I/O Section for a complete description.LCD29DiffD I/O or A inPort 6.6. See Port I/O Section for a complete description.LCD30DiffD I/O or A OPort 6.6. See Port I/O Section for a complete description.LCD30DiffD I/O or A InPort 6.7. See Port I/O Section for a complete description.LCD31ID I/O or A OPort 6.7. See Port I/O Section for a complete description.LCD31IA OLCD Segment Pin 31	P6.3	B11	33		D I/O or	Port 6.3. See Port I/O Section for a complete		
LCD27Image: Constraint of the constraint	1 0.0	DII	00		A In	description.		
LCD27A OLCD Segment Pin 27P6.4B1029D I/O or A InPort 6.4. See Port I/O Section for a complete description.LCD28A OLCD Segment Pin 28P6.5B927D I/O or A InPort 6.5. See Port I/O Section for a complete description.LCD29A OLCD Segment Pin 28P6.6B825D I/O or A InLCD30A OLCD Segment Pin 29P6.7D218D I/O or A InLCD31A OLCD Segment Pin 30LCD31A OLCD Segment Pin 31								
P6.4B1029D I/O or A InPort 6.4. See Port I/O Section for a complete description.LCD28A OLCD Segment Pin 28P6.5B927D I/O or A InPort 6.5. See Port I/O Section for a complete description.LCD29D I/O or A InPort 6.5. See Port I/O Section for a complete description.LCD29D I/O or A InPort 6.5. See Port I/O Section for a complete description.LCD30D I/O or A InPort 6.6. See Port I/O Section for a complete description.LCD30A O A InLCD Segment Pin 30P6.7D218D I/O or A InPort 6.7. See Port I/O Section for a complete description.LCD31A O A O A InLCD Segment Pin 31	LCD27				ΑO			
P6.4B1029D I/O or A InPort 6.4. See Port I/O Section for a complete description.LCD28AA OLCD Segment Pin 28P6.5B927D I/O or A InPort 6.5. See Port I/O Section for a complete description.LCD29AA OLCD Segment Pin 29P6.6B825D I/O or A InPort 6.6. See Port I/O Section for a complete description.LCD30AOLCD Segment Pin 29P6.7D218D I/O or A InPort 6.7. See Port I/O Section for a complete description.LCD31AOLCD Segment Pin 30LCD31AA O A InLCD Segment Pin 31						LCD Segment Pin 27		
LCD28A Indescription.LCD28A OLCD Segment Pin 28P6.5B927D I/O or A InPort 6.5. See Port I/O Section for a complete description.LCD29A OLCD Segment Pin 29P6.6B825D I/O or A InPort 6.6. See Port I/O Section for a complete description.LCD30A OLCD Segment Pin 30P6.7D218D I/O or A InLCD31A OD I/O or A In	P6.4	B10	29		D I/O or	Port 6.4. See Port I/O Section for a complete		
LCD28Image: CD Segment Pin 28P6.5B927D I/O or A InPort 6.5. See Port I/O Section for a complete description.LCD29Image: CD Segment Pin 29A OLCD Segment Pin 29P6.6B825D I/O or A InPort 6.6. See Port I/O Section for a complete description.LCD30Image: CD Segment Pin 30A OLCD Segment Pin 30P6.7D218D I/O or A InPort 6.7. See Port I/O Section for a complete description.LCD31Image: CD Segment Pin 31A O					A In	description.		
LCD 20LCD Segment Pin 28P6.5B927D I/O or A InPort 6.5. See Port I/O Section for a complete description.LCD29A OLCD Segment Pin 29P6.6B825D I/O or A InPort 6.6. See Port I/O Section for a complete description.LCD30A OLCD Segment Pin 30P6.7D218D I/O or A InLCD31A OD I/O or A In					AO			
P6.5B927D I/O or A InPort 6.5. See Port I/O Section for a complete description.LCD29A OA OLCD Segment Pin 29P6.6B825D I/O or A InPort 6.6. See Port I/O Section for a complete description.LCD30A OD I/O or A InPort 6.6. See Port I/O Section for a complete description.LCD30D I/O or A InA OP6.7D218D I/O or A InLCD31A OD I/O or A OPort 6.7. See Port I/O Section for a complete description.LCD31A OD I/O or A OLCD Segment Pin 31A O	20020					LCD Segment Pin 28		
LCD29A Indescription.LCD29A OLCD Segment Pin 29P6.6B825D I/O or A InPort 6.6. See Port I/O Section for a complete description.LCD30A OA OP6.7D218D I/O or A InPort 6.7. See Port I/O Section for a complete description.LCD31A OD I/O or A OPort 6.7. See Port I/O Section for a complete description.	P6.5	B9	27		D I/O or	Port 6.5. See Port I/O Section for a complete		
LCD29Image: Second					A In	description.		
LCD29A OLCD Segment Pin 29P6.6B825D I/O or A InPort 6.6. See Port I/O Section for a complete description.LCD30A OA OP6.7D218D I/O or A InLCD31A OD I/O or A InPort 6.7. See Port I/O Section for a complete description.LCD31A OD I/O or A OLCD31A OLCD Segment Pin 31	1.0000							
P6.6 B8 25 D I/O or A In Port 6.6. See Port I/O Section for a complete description. LCD30 A O LCD Segment Pin 30 P6.7 D2 18 D I/O or A In Port 6.7. See Port I/O Section for a complete description. LCD31 A O LCD Segment Pin 31	LCD29				AO	LCD Segment Pin 29		
LCD30 LCD30 A In A In P6.7 D2 18 D I/O or A In Port 6.7. See Port I/O Section for a complete description. LCD31 A O LCD Segment Pin 30	P6.6	B8	25		DI/O or	Port 6.6. See Port I/O Section for a complete		
LCD30 A O P6.7 D2 18 D I/O or A In LCD Segment Pin 30 LCD31 LCD31 LCD31 LCD31	1 0.0	DO	20		A In	description.		
LCD30 A O LCD Segment Pin 30 P6.7 D2 18 D I/O or A In Port 6.7. See Port I/O Section for a complete description. LCD31 A O LCD Segment Pin 31								
P6.7 D2 18 D I/O or A In Port 6.7. See Port I/O Section for a complete description. LCD31 A O LCD Segment Pin 31	LCD30				ΑO			
P6.7 D2 18 D I/O or A In Port 6.7. See Port I/O Section for a complete description. LCD31 A O LCD Segment Pin 31						LCD Segment Pin 30		
LCD31 A In description. LCD31 A O LCD Segment Pin 31	P6.7	D2	18		D I/O or	Port 6.7. See Port I/O Section for a complete		
LCD31 A O LCD Segment Pin 31					A In	description.		
LCD Segment Pin 31					AO			
	LODOT					LCD Segment Pin 31		

 Table 3.1. Pin Definitions for the C8051F96x (Continued)



Table 4.4. Digital Supply Current with DC-DC Converter Disabled (Continued)

-40 to +85 °C, 25 MHz system clock unless otherwise specified.

Parameter	Condition	Min	Тур	Max	Unit
Digital Supply Current	1.8 V, T = 25 °C, static LCD	—	1.3	—	μA
(Sleep Mode, SmaRTClock	1.8 V, T = 25 °C, 2-Mux LCD	—	1.8	—	
running, 32.768 kHz Crys-	1.8 V, T = 25 °C, 3-Mux LCD		1.8		
tal, LCD Contrast Mode 3	1.8 V, T = 25 °C, 4-Mux LCD	—	2.0	—	
(2.7 V), charge pump					
enabled, 60 Hz refresh rate,					
driving 32 segment pins w/					
no load)					

Notes:

- 1. Active Current measure using typical code loop Digital Supply Current depends upon the particular code being executed. Digital Supply Current depends on the particular code being executed. The values in this table are obtained with the CPU executing a mix of instructions in two loops: djnz R1, \$, followed by a loop that accesses an SFR, and moves data around using the CPU (between accumulator and b-register). The supply current will vary slightly based on the physical location of this code in flash. As described in the Flash Memory chapter, it is best to align the jump addresses with a flash word address (byte location /4), to minimize flash accesses and power consumption.
- 2. Includes oscillator and regulator supply current.
- **3.** Based on device characterization data; Not production tested.
- 4. Measured with one-shot enabled.
- 5. Low-Power Idle mode current measured with CLKMODE = 0x04, PCON = 0x01, and PCLKEN = 0x0F.
- 6. Using SmaRTClock osillator with external 32.768 kHz CMOS clock. Does not include crystal bias current.
- 7. Low-Power Idle mode current measured with CLKMODE = 0x04, PCON = 0x01, and PCLKEN = 0x00.



SFR Definition 11.4. DMA0BUSY: DMA0 Busy

Bit	7	6	5	4	3	2	1	0
Name		CH6_BUSY	CH5_BUSY	CH4_BUSY	CH3_BUSY	CH2_BUSY	CH1_BUSY	CH0_BUSY
Туре	R	R/W						
Reset	0	0	0	0	0	0	0	0

SFR Page = 0x2; SFR Address = 0xD5

Bit	Name	Description	Write	Read
7	Unused		No effect.	Always Reads 0.
6	CH6_BUSY	Channel 6 Busy.	0: No effect. 1: Force DMA0 transfer to start on channel 6.	0: DMA0 channel 6 Idle. 1: DMA0 transfer in prog- ress on channel 6.
5	CH5_BUSY	Channel 5 Busy.	0: No effect. 1: Force DMA0 transfer to start on channel 5.	0: DMA0 channel 5 Idle. 1: DMA0 transfer in prog- ress on channel 5.
4	CH4_BUSY	Channel 4 Busy.	0: No effect. 1: Force DMA0 transfer to start on channel 4.	0: DMA0 channel 4 Idle. 1: DMA0 transfer in prog- ress on channel 4.
3	CH3_BUSY	Channel 3 Busy.	0: No effect. 1: Force DMA0 transfer to start on channel 3.	0: DMA0 channel 3 Idle. 1: DMA0 transfer in prog- ress on channel 3.
2	CH2_BUSY	Channel 2 Busy.	0: No effect. 1: Force DMA0 transfer to start on channel 2.	0: DMA0 channel 2 Idle. 1: DMA0 transfer in prog- ress on channel 2.
1	CH1_BUSY	Channel 1 Busy.	0: No effect. 1: Force DMA0 transfer to start on channel 1.	0: DMA0 channel 1 Idle. 1: DMA0 transfer in prog- ress on channel 1.
0	CH0_BUSY	Channel 0 Busy.	0: No effect. 1: Force DMA0 transfer to start on channel 0.	0: DMA0 channel 0 Idle. 1: DMA0 transfer in prog- ress on channel 0.



14. Advanced Encryption Standard (AES) Peripheral

The C8051F96x includes a hardware implementation of the Advanced Encryption Standard Block Cipher as specified in NIST publication FIPS 197 "Advanced Encryption Standard (AES), November 2001. The Rijndael encryption algorithm was chosen by NIST for the AES block cipher. The AES block cipher can be used to encrypt data for wireless communications. Data can be encrypted before transmission and decrypted upon reception. This provides security for private networks.

The AES block cipher is a Symmetric key encryption algorithm. Symmetric Key encryption relies on secret keys that are known by both the sender and receiver. The decryption key may be obtained using a simple transformation of the encryption key. AES is not a public key encryption algorithm.

The AES block Cipher uses a fixed 16 byte block size. So data less than 16 bytes must be padded with zeros to fill the entire block. Wireless data must be padded and transmitted in 16-byte blocks. The entire 16-byte block must be transmitted to successfully decrypt the information.

The AES engine supports key lengths of 128-bits, 192-bits, or 256-bits. A key size of 128-bits is sufficient to protect the confidentiality of classified secret information. The Advanced Encryption Standard was designed to be secure for at least 20 to 30 years. The 128-bit key provides fastest encryption. The 192-bit and 256-bit key lengths may be used to protect highly sensitive classified top secret information.

Since symmetric key encryption relies on secret keys, the security of the data can only be protected if the key remains secret. If the encryption key is stored in flash memory, then the entire flash should be locked to ensure the encryption key cannot be discovered. (See flash security.)

The basic AES block cipher is implemented in hardware. This hardware accelerator provides performance that may be 1000 times faster than a software implementation. The higher performance translates to a power savings for low-power wireless applications.

The AES block cipher, or block cipher modes based on the AES block cipher, is used in many wireless standards. These include several IEEE standards in the wireless PAN (802.15) and wireless LAN (802.11) working groups.



14.5.2. AES Block Cipher Decryption using SFRs

- First Configure AES Module for AES Block Cipher
 - Reset AES module by writing 0x00 to AES0BCFG.
 - Configure the AES Module data flow for AES Block Cipher by writing 0x00 to the AES0DCFG sfr.
 - Write key size to bits 1 and 0 of the AES0BCFG.
 - Configure the AES core for decryption by setting bit 2 of AES0BCFG.
 - Enable the AES core by setting bit 3 of AES0BCFG.
- Repeat alternating write sequence 16 times
 - Write ciphertext byte to AES0BIN.
 - Write decryption key byte to AES0KIN.
- Write remaining decryption key bytes to AES0KIN for 192-bit and 256-bit decryption only.
- Wait on AES done interrupt or poll bit 5 of AES0BCFG.
- Read 16 plaintext bytes from the AES0YOUT sfr.

If decrypting multiple blocks, this process may be repeated. It is not necessary reconfigure the AES module for each block.



14.6.2. CBC Encryption Initialization Vector Location

The first block to be encrypted uses the initialization vector for the AES0XIN data. Subsequent blocks will use the encrypted ciphertext from the previous block. The DMA is capable of encrypting multiple blocks. If the initialization is located at an arbitrary location in xram, the DMA base address location will need to be changed to the start of the encrypted ciphertext after encrypting the first block. However, if the initialization vector explicitly located in xram immediately before the encrypted ciphertext, the pointer will be advanced to the start of the encrypted ciphertext naturally and multiple blocks can be encrypted autonomously.

14.6.3. CBC Encryption using DMA

Normally, the AES block is used with the DMA. This provides the best performance and lowest power consumption. Code examples are provided in 8051 compiler independent C code using the DMA. It is highly recommended to use with the code examples. The steps are documented in the datasheet for completeness.

Prepare encryption Key, initialization vector, and data to be encrypted in xram.

(The initialization vector should be located immediately before the data to be encrypted to encrypt multiple blocks.)

- Reset AES module by clearing bit 2 of AES0BCFG.
- Disable the first four DMA channels by clearing bits 0 to 3 in the DMA0EN sfr.
- Configure the first DMA channel for the AES0KIN sfr
 - Select the first DMA channel by writing 0x00 to the DMA0SEL sfr
 - Configure the first DMA channel to move xram to AES0KIN sfr by writing 0x05 to the DMA0NCF sfr
 - Write 0x01 to DMA0NMD to enable wrapping
 - Write the xram location of encryption key to the DMA0NBAH and DMA0NBAL sfrs.
 - Write the key length in bytes to DMA0NSZL sfr
 - Clear the DMA0NSZH sfr
 - Clear the DMA0NAOH and DMA0NAOL sfrs
- Configure the second DMA channel for the AES0BIN sfr.
 - Select the second DMA channel by writing 0x01 to the DMA0SEL sfr.
 - Configure the second DMA channel to move xram to AES0BIN sfr by writing 0x06 to the DMA0NCF sfr.
 - Clear DMA0NMD to disable wrapping.
 - Write the xram address of the data to be encrypted to the DMA0NBAH and DMA0NBAL sfrs.
 - Write the number of bytes to be encrypted in multiples of 16 bytes to the DMA0NSZH and DMA0NSZL sfrs.
 - Clear the DMA0NAOH and DMA0NAOL sfrs.
- Configure the third DMA channel for the AES0XIN sfr.
 - Select the third DMA channel by writing 0x02 to the DMA0SEL sfr.
 - Configure the third DMA channel to move xram to AES0XIN sfr by writing 0x07 to the DMA0NCF sfr.
 - Clear DMA0NMD to disable wrapping.
 - Write the xram address of initialization vector to the DMA0NBAH and DMA0NBAL sfrs.
 - Write the number of bytes to be encrypted in multiples of 16 bytes to the DMA0NSZH and DMA0NSZL sfrs.
 - Clear the DMA0NAOH and DMA0NAOL sfrs.
- * Configure the fourth DMA channel for the AES0YOUT sfr
 - Select the fourth channel by writing 0x03 to the DMA0SEL sfr
 - Configure the fourth DMA channel to move the contents of the AES0YOUT sfr to xram by writing 0x08 to the DMA0NCF sfr
 - Enable transfer complete interrupt by setting bit 7 of DMA0NCF sfr
 - Clear DMA0NMD to disable wrapping
 - Write the xram address for encrypted data to the DMA0NBAH and DMA0NBAL sfrs.
 - Write the number of bytes to be encrypted in multiples of 16 bytes to the DMA0NSZH and DMA0NSZL sfrs.
 Clear the DMA0NAOH and DMA0NAOL sfrs.
- Clear first four DMA interrupts by clearing bits 0 to 2 in the DMA0INT sfr.



SFR Definition 19.1. PCLKACT: Peripheral Active Clock Enable

Bit	7	6	5	4	3	2	1	0
Name					PCLKACT[3:0]			
Туре	R/W	R/W	R/W	R/W	R/W			
Reset	0	0	0	0	0	0	0	0

SFR Page = 0xF; SFR Address = 0xF5

Bit	Name	Function
7:4	Unused	Read = 0b; Write = don't care.
3	PCLKACT3	Clock Enable Controls for Peripherals in Low Power Active Mode. 0: Clocks to the SmaRTClock, Pulse Counter, and PMU0 revert to the PCLKEN set- ting in Low Power Active Mode.
		1: Enable clocks to the SmaRTClock, Pulse Counter, and PMU0 in Low Power Active Mode.
2	PCLKACT2	 Clock Enable Controls for Peripherals in Low Power Active Mode. 0: Clocks to Timer 0, Timer 1, Timer 2, and CRC0 revert to the PCLKEN setting in Low Power Active Mode. 1: Enable clocks to Timer 0, Timer 1, Timer 2, and CRC0 in Low Power Active Mode.
1	PCLKACT1	Clock Enable Controls for Peripherals in Low Power Active Mode. 0: Clocks to ADC0 and PCA0 revert to the PCLKEN setting in Low Power Active Mode. 1: Enable clocks to ADC0 and PCA0 in Low Power Active Mode.
0	PCLKACT0	 Clock Enable Controls for Peripherals in Low Power Active Mode. 0: Clocks to UART0, Timer 3, SPI0, and the SMBus revert to the PCLKEN setting in Low Power Active Mode. 1: Enable clocks to UART0, Timer 3, SPI0, and the SMBus in Low Power Active Mode.



SFR Definition 25.6. PC0DCL: PC0 Debounce Configuration Low

Bit	7	6	5	4	3	2	1	0	
Name	PC0DCL[7:0]								
Туре	R/W								
Reset	0	0	0	0	0	1	0	0	

SFR Address = 0xF9; SFR Page = 0x2

Bit	Name	Function
7:0	PC0DCL[7:0]	Pulse Counter Debounce Low
		Number of cumulative good samples seen by the integrator before recogniz- ing the input as low. Setting PC0DCL to 0x00 will disable integrators on both PC0 and PC1. The actual value used is PC0DCL plus one. Sampling a low decrements while sampling a high increments the count. Switch bounce produces a random looking signal. The worst case would be to bounce high at each sample point and not start decrementing the integrator until the switch bounce settled. Therefore, minimum pulse width should account for twice the debounce time. For example, using a sample rate of 1 ms and a PC0DCL value of 0x09 will look for 10 cumulative lows before recognizing the input as low (1 ms x 10 = 10 ms). The minimum pulse width should be 20 ms or greater for this example. If PC0DCL has a value of 0x03 and the sample rate is 500 µs, the integrator would need to see 4 cumulative lows before recognizing the low (500 µs x 4 = 2 ms). The minimum pulse width should be 4 ms for this example.



SFR Definition 26.4. LCD0MSCN: LCD0 Master Control

Bit	7	6	5	4	3	2	1	0
Name		BIASEN	DCBIASOE	CLKOE		LOWDRV	LCDRST	LCDEN
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	1	0	0	0	0	0

SFR Page = 0x2; SFR Address = 0xAB

Bit	Name	Function					
7	Reserved	Read = 0b. Must write 0b.					
6	BIASEN	LCD0 Bias Enable.					
		LCD0 bias may be disabled when using a static LCD (single backplane), contrast control mode 1 (Bypass Mode) is selected, and the VLCD/VIO Supply Comparator is disabled (LCD0CF.5 = 1). It is required for all other modes. 0: LCD0 Bias is disabled. 1: LCD0 Bias is enabled					
5	DCBIASOE	DCDC Converter Bias Output Enable. (Note 1)					
		0: The bias for the DCDC converter is gated off.					
		1: LCD0 provides the bias for the DCDC converter.					
4	CLKOE	LCD Clock Output Enable.					
		0: The clock signal to the LCD0 module is gated off.					
		1: The SmaRTClock provides the undivided clock to the LCD0 Module.					
3	Reserved	Read = 0b. Must write 0b.					
2	LOWDRV	Charge Pump Reduced Drive Mode.					
		 This bit should be set to 1 in Contrast Control Mode 3 and Mode 4 for minimum power consumption. This bit may be set to 0 in these modes to support higher load current requirements. 0: The charge pump operates at full power. 1: The charge pump operates at reduced power. 					
1	LCDRST	LCD0 Reset.					
		Writing a 1 to this bit will clear all the LCD0Dn registers to 0x00. This bit must be cleared by software.					
0	LCDEN	LCD0 Enable.					
		0: LCD0 is disabled.					
Nati	4. To o en o l 's s	1: LUDU IS enabled.					
INOTE	Note 1: To same bias generator is shared by the DCDC Converter and LCD0.						





Figure 30.2. Multiple-Master Mode Connection Diagram



Figure 30.3. 3-Wire Single Master and 3-Wire Single Slave Mode Connection Diagram





30.3. SPI0 Slave Mode Operation

When SPI0 is enabled and not configured as a master, it will operate as a SPI slave. As a slave, bytes are shifted in through the MOSI pin and out through the MISO pin by a master device controlling the SCK signal. A bit counter in the SPI0 logic counts SCK edges. When 8 bits have been shifted through the shift register, the SPIF flag is set to logic 1, and the byte is copied into the receive buffer. Data is read from the receive buffer by reading SPI0DAT. A slave device cannot initiate transfers. Data to be transferred to the master device is pre-loaded into the shift register by writing to SPI0DAT. Writes to SPI0DAT are double-buffered, and are placed in the transmit buffer first. If the shift register is empty, the contents of the transmit buffer will immediately be transferred into the shift register. When the shift register already contains data,



31.2. SPI1 Master Mode Operation

A SPI master device initiates all data transfers on a SPI bus. SPI1 is placed in master mode by setting the Master Enable flag (MSTEN, SPI1CN.6). Writing a byte of data to the SPI1 data register (SPI1DAT) when in master mode writes to the transmit buffer. If the SPI shift register is empty, the byte in the transmit buffer is moved to the shift register, and a data transfer begins. The SPI1 master immediately shifts out the data serially on the MOSI line while providing the serial clock on SCK. The SPIF (SPI1CN.7) flag is set to logic 1 at the end of the transfer. If interrupts are enabled, an interrupt request is generated when the SPIF flag is set. While the SPI1 master transfers data to a slave on the MOSI line, the addressed SPI slave device simultaneously transfers the contents of its shift register to the SPI master on the MISO line in a full-duplex operation. Therefore, the SPIF flag serves as both a transmit-complete and receive-data-ready flag. The data byte received from the slave is transferred MSB-first into the master's shift register. When a byte is fully shifted into the register, it is moved to the receive buffer where it can be read by the processor by reading SPI1DAT.

When configured as a master, SPI1 can operate in one of three different modes: multi-master mode, 3-wire single-master mode, and 4-wire single-master mode. The default, multi-master mode is active when NSSMD1 (SPI1CN.3) = 0 and NSSMD0 (SPI1CN.2) = 1. In this mode, NSS is an input to the device, and is used to disable the master SPI1 when another master is accessing the bus. When NSS is pulled low in this mode, MSTEN (SPI1CN.6) and SPIEN (SPI1CN.0) are set to 0 to disable the SPI master device, and a Mode Fault is generated (MODF, SPI1CN.5 = 1). Mode Fault will generate an interrupt if enabled. SPI1 must be manually re-enabled in software under these circumstances. In multi-master systems, devices will typically default to being slave devices while they are not acting as the system master device. In multi-master mode, slave devices can be addressed individually (if needed) using general-purpose I/O pins. Figure 31.2 shows a connection diagram between two master devices in multiple-master mode.

3-wire single-master mode is active when NSSMD1 (SPI1CN.3) = 0 and NSSMD0 (SPI1CN.2) = 0. In this mode, NSS is not used, and is not mapped to an external port pin through the crossbar. Any slave devices that must be addressed in this mode should be selected using general-purpose I/O pins. Figure 31.3 shows a connection diagram between a master device in 3-wire master mode and a slave device.

4-wire single-master mode is active when NSSMD1 (SPI1CN.3) = 1. In this mode, NSS is configured as an output pin, and can be used as a slave-select signal for a single SPI device. In this mode, the output value of NSS is controlled (in software) with the bit NSSMD0 (SPI1CN.2). Additional slave devices can be addressed using general-purpose I/O pins. Figure 31.4 shows a connection diagram for a master device in 4-wire master mode and two slave devices.



SFR Definition 32.4. TL0: Timer 0 Low Byte

Bit	7	6	5	4	3	2	1	0
Nam	e	TL0[7:0]						
Туре)	R/W						
Rese	et 0	0	0	0	0	0	0	0
SFR Page = 0x0; SFR Address = 0x8A								
Bit	Name				Function			

DR	Nume	i unotion
7:0	TL0[7:0]	Timer 0 Low Byte.
		The TL0 register is the low byte of the 16-bit Timer 0.

SFR Definition 32.5. TL1: Timer 1 Low Byte

Bit	7	6	5	4	3	2	1	0
Nam	TL1[7:0]							
Туре	pe R/W							
Rese	et 0	0	0	0	0	0	0	0
SFR F	Page = 0x0; S	FR Address =	= 0x8B					
Bit	Name		Function					
7:0	TL1[7:0]	Timer 1 Low Byte.						
		The TL1 reg	gister is the l	ow byte of th	e 16-bit Tim	er 1.		



SFR Definition 32.16. TMR3L: Timer 3 Low Byte

Bit	7	6	5	4	3	2	1	0
Name	TMR3L[7:0]							
Туре	R/W							
Reset	0	0	0	0	0	0	0	0

SFR Page = 0x0; SFR Address = 0x94

Bit	Name	Function
7:0	TMR3L[7:0]	Timer 3 Low Byte.
		In 16-bit mode, the TMR3L register contains the low byte of the 16-bit Timer 3. In 8-bit mode, TMR3L contains the 8-bit low byte timer value.

SFR Definition 32.17. TMR3H Timer 3 High Byte

Bit	7	6	5	4	3	2	1	0
Name	TMR3H[7:0]							
Туре	R/W							
Reset	0	0	0	0	0	0	0	0

SFR Page = 0x0; SFR Address = 0x95

Bit	Name	Function
7:0	TMR3H[7:0]	Timer 3 High Byte.
		In 16-bit mode, the TMR3H register contains the high byte of the 16-bit Timer 3. In 8-bit mode, TMR3H contains the 8-bit high byte timer value.



33.1. PCA Counter/Timer

The 16-bit PCA counter/timer consists of two 8-bit SFRs: PCA0L and PCA0H. PCA0H is the high byte (MSB) of the 16-bit counter/timer and PCA0L is the low byte (LSB). Reading PCA0L automatically latches the value of PCA0H into a "snapshot" register; the following PCA0H read accesses this "snapshot" register. Reading the PCA0L Register first guarantees an accurate reading of the entire 16-bit PCA0 counter. Reading PCA0H or PCA0L does not disturb the counter operation. The CPS2-CPS0 bits in the PCA0MD register select the timebase for the counter/timer as shown in Table 33.1.

When the counter/timer overflows from 0xFFFF to 0x0000, the Counter Overflow Flag (CF) in PCA0MD is set to logic 1 and an interrupt request is generated if CF interrupts are enabled. Setting the ECF bit in PCA0MD to logic 1 enables the CF flag to generate an interrupt request. The CF bit is not automatically cleared by hardware when the CPU vectors to the interrupt service routine, and must be cleared by software. Clearing the CIDL bit in the PCA0MD register allows the PCA to continue normal operation while the CPU is in Idle mode.

CPS2	CPS1	CPS0	Timebase
0	0	0	System clock divided by 12
0	0	1	System clock divided by 4
0	1	0	Timer 0 overflow
0	1	1	High-to-low transitions on ECI (max rate = system clock divided by 4)
1	0	0	System clock
1	0	1	External oscillator source divided by 8 ¹
1	1	0	SmaRTClock oscillator source divided by 8 ²
1	1	1	Reserved
Notes:			

Table 33.1. PCA Timebase Input Options

1. External oscillator source divided by 8 is synchronized with the system clock.

2. SmaRTClock oscillator source divided by 8 is synchronized with the system clock.



C8051F96x



Figure 33.9. PCA 9, 10 and 11-Bit PWM Mode Diagram

33.3.6. 16-Bit Pulse Width Modulator Mode

A PCA module may also be operated in 16-Bit PWM mode. 16-bit PWM mode is independent of the other (8/9/10/11-bit) PWM modes. In this mode, the 16-bit capture/compare module defines the number of PCA clocks for the low time of the PWM signal. When the PCA counter matches the module contents, the output on CEXn is asserted high; when the 16-bit counter overflows, CEXn is asserted low. To output a varying duty cycle, new value writes should be synchronized with PCA CCFn match interrupts. 16-Bit PWM Mode is enabled by setting the ECOMn, PWMn, and PWM16n bits in the PCA0CPMn register. For a varying duty cycle, match interrupts should be enabled (ECCFn = 1 AND MATn = 1) to help synchronize the capture/compare register writes. If the MATn bit is set to 1, the CCFn flag for the module will be set each time a 16-bit comparator match (rising edge) occurs. The CF flag in PCA0CN can be used to detect the overflow (falling edge). The duty cycle for 16-Bit PWM Mode is given by Equation 33.4.

Important Note About Capture/Compare Registers: When writing a 16-bit value to the PCA0 Capture/Compare registers, the low byte should always be written first. Writing to PCA0CPLn clears the ECOMn bit to 0; writing to PCA0CPHn sets ECOMn to 1.

Duty Cycle =
$$\frac{(65536 - PCA0CPn)}{65536}$$

Equation 33.4. 16-Bit PWM Duty Cycle

Using Equation 33.4, the largest duty cycle is 100% (PCA0CPn = 0), and the smallest duty cycle is 0.0015% (PCA0CPn = 0xFFFF). A 0% duty cycle may be generated by clearing the ECOMn bit to 0.



DOCUMENT CHANGE LIST

Revision 0.1 to Revision 0.2

- Added new content to DC0 chapter.
- Reordered chapters.
- Corrections to SFR tables.
- Updated Electrical Specifications.

Revision 0.2 to Revision 0.3

- Added new content to DMA0, CRC1, ENC0, SPI1, and Pulse Counter chapters.
- Added TQFP-80 package variant.
- Added package drawings and landing diagram for TQFP-80 package.
- Added via placement recommendations for DQFN-76 package.
- Updated electrical specifications.
- Corrections to SFR tables.
- Fixed inconsistencies in SFR names.
- Fixed inconsistencies in acronyms and terminology.

Revision 0.3 to Revision 0.5

- Updated maximum IBAT current using precision oscillator in Table 4.4.
- Updated sleep currents in Table 4.4.
- Added Note 1 to Table 4.6.
- Deleted SFR Page Stack Example in Special Function Registers chapter.
- Change description of SFRPGEN bit in SFRPGCN SFR definition.
- Added paragraph to Flash chapter to explain lock byte behavior on 128 kB devices.
- Corrected SFRPAGE in SPI1 SFR definitions 32.1/2/3.

Revision 0.5 to Revision 1.0

- Changed revision in ordering information from A to B.
- Fixed inconsistencies in VIORF pin definitions.
- Added note about IFBANK usage.
- Updated Table 4.4 Digital Supply Current—Sleep Mode (LCD disabled, RTC disabled) 3.6 V, 25 °C maximum to 0.23 µA.
- Fixed inconsistencies in description of reset behavior.
- Added encryption/decryption times to SFR Definition 14.1.
- Fixed inconsistencies in SFR Definition 14.2.
- Fixed inconsistencies in Port P2 through P7 SFR Definitions.
- All TBD specifications have been determined.

