
# E·XFL



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	8051
Core Size	8-Bit
Speed	25MHz
Connectivity	I <sup>2</sup> C, SPI, UART/USART
Peripherals	DMA, LCD, POR, PWM, WDT
Number of I/O	34
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8.25K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.8V
Data Converters	A/D 16x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	40-VFQFN Exposed Pad
Supplier Device Package	40-QFN (6x6)
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/c8051f965-b-gmr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

	5.10. External Voltage Reference	
	5.11. Internal Voltage Reference	
	5.12. Analog Ground Reference	101
	5.13. Temperature Sensor Enable	
	5.14. Voltage Reference Electrical Specifications	
6.	Programmable Current Reference (IREF0)	
	6.1. PWM Enhanced Mode	103
	6.2. IREF0 Specifications	
7.	Comparators	
	7.1. Comparator Inputs	105
	7.2. Comparator Outputs	
	7.3. Comparator Response Time	
	7.4. Comparator Hysterisis	107
	7.5. Comparator Register Descriptions	
	7.6. Comparator0 and Comparator1 Analog Multiplexers	112
8.	CIP-51 Microcontroller	115
	8.1. Instruction Set	116
	8.1.1. Instruction and CPU Timing	116
	8.2. CIP-51 Register Descriptions	121
9.	Memory Organization	
	9.1. Program Memory	124
	9.1.1. MOVX Instruction and Program Memory	127
	9.2. Data Memory	
	9.2.1. Internal RAM	127
	9.2.2. External RAM	128
10	. External Data Memory Interface and On-Chip XRAM	129
	10.1. Accessing XRAM	129
	10.1.1. 16-Bit MOVX Example	
	10.1.2. 8-Bit MOVX Example	129
	10.2. Configuring the External Memory Interface	
	10.3. Port Configuration	
	10.4. Multiplexed and Non-multiplexed Selection	134
	10.4.1. Multiplexed Configuration	134
	10.4.2. Non-multiplexed Configuration	
	10.5. Memory Mode Selection	
	10.5.1. Internal XRAM Only	136
	10.5.2. Split Mode without Bank Select	
	10.5.3. Split Mode with Bank Select	
	10.5.4. External Only	
	10.6. Timing	
	10.6.1. Non-Multiplexed Mode	
	10.6.2. Multiplexed Mode	
11	. Direct Memory Access (DMA0)	
	11.1. DMA0 Architecture	
	11.2. DMA0 Arbitration	



SFR Definition 25.19. PC0HIST: PC0 History       331         SFR Definition 25.21. PC0INT1: PC0 Interrupt 0       332         SFR Definition 25.21. PC0INT1: PC0 Interrupt 1       333         SFR Definition 26.1. LCD0CNT: LCD0 Control Register       335         SFR Definition 26.1. LCD0CNT: LCD0 Contrast Adjustment       341         SFR Definition 26.4. LCD0MSCN: LCD0 Master Control       342         SFR Definition 26.5. LCD0MSCF: LCD0 Master Configuration       343         SFR Definition 26.6. LCD0PWR: LCD0 VBAT Monitor Control       344         SFR Definition 26.7. LCD0VBMCN: LCD0 VBAT Monitor Control       344         SFR Definition 26.8. LCD0CLKDIVL: LCD Refresh Rate Prescaler Ligh Byte       345         SFR Definition 26.10. LCD0EXDIVL: LCD Refresh Rate Prescaler Low Byte       345         SFR Definition 26.11. LCD0TGR: LCD0 Toggle Rate       347         SFR Definition 26.12. LCD0CHPCN: LCD0 Charge Pump Control       348         SFR Definition 26.13. LCD0CHPCN: LCD0 Charge Pump Control       348         SFR Definition 26.14. LCD0CHPCN: LCD0 Charge Pump Control       349         SFR Definition 26.15. LCD0BUFCF: LCD0 Buffer Control       349         SFR Definition 26.14. LCD0CHPCN: LCD0 Buffer Control       349         SFR Definition 26.18. LCD0BUFCF: LCD0 Buffer Control       349         SFR Definition 27.1. XBR0: Port //O Crossbar Register 1       35		
SFR Definition 25.21. PC0INT1: PC0 Interrupt 1       333         SFR Definition 26.1. LCD0DN: LCD0 Data       335         SFR Definition 26.3. LCD0CNTRST: LCD0 Control Register       337         SFR Definition 26.4. LCD0MSCN: LCD0 Master Control       342         SFR Definition 26.6. LCD0PWRS: LCD0 Master Configuration       343         SFR Definition 26.6. LCD0PWR: LCD0 VBAT Monitor Control       343         SFR Definition 26.6. LCD0CKDIV: LCD0 Refresh Rate Prescaler High Byte       345         SFR Definition 26.9. LCD0CLKDIVL: LCD Refresh Rate Prescaler Low Byte       345         SFR Definition 26.10. LCD0BLINK: LCD0 Blink Mask.       346         SFR Definition 26.11. LCD0TGR: LCD0 Charge Pump Control       348         SFR Definition 26.12. LCD0CF: LCD0 Configuration       348         SFR Definition 26.13. LCD0CHPCN: LCD0 Charge Pump Control       348         SFR Definition 26.14. LCD0CHPCF: LCD0 Charge Pump Control       349         SFR Definition 26.15. LCD0BUFCF: LCD0 Buffer Control       349         SFR Definition 26.16. LCD0BUFCF: LCD0 Buffer Control       349         SFR Definition 26.17. LCD0BUFCF: LCD0 Buffer Mode       350         SFR Definition 27.1. XBR0: Port I/O Crossbar Register 0       350         SFR Definition 27.2. XBR1: Port I/O Crossbar Register 1       350         SFR Definition 27.3. XBR2: Port I/O Crossbar Register 2       360 <td>SFR Definition 25.19. PC0HIST: PC0 History</td> <td> 331</td>	SFR Definition 25.19. PC0HIST: PC0 History	331
SFR Definition 26.1. LCD0Dn: LCD0 Data       335         SFR Definition 26.2. LCD0CN: LCD0 Control Register       337         SFR Definition 26.3. LCD0NSCF: LCD0 Master Control       341         SFR Definition 26.4. LCD0WSCN: LCD0 Master Control       342         SFR Definition 26.5. LCD0WSCF: LCD0 VBATE Monitor Control       343         SFR Definition 26.6. LCD0VBKCN: LCD0 VBAT Monitor Control       344         SFR Definition 26.7. LCD0VBMCN: LCD0 VBAT Monitor Control       344         SFR Definition 26.8. LCD0CLKDIVH: LCD0 Refresh Rate Prescaler High Byte       345         SFR Definition 26.10. LCD0BLINK: LCD0 Bink Mask       346         SFR Definition 26.11. LCD0TOGR: LCD0 Toggle Rate       347         SFR Definition 26.12. LCD0CF: LCD0 Configuration       348         SFR Definition 26.13. LCD0CHPCF: LCD0 Charge Pump Control       348         SFR Definition 26.14. LCD0CHPCF: LCD0 Charge Pump Control       349         SFR Definition 26.15. LCD0CHPCF: LCD0 Charge Pump Mode       349         SFR Definition 26.16. LCD0BUFCN: LCD0 Buffer Control       349         SFR Definition 26.17. LCD00KF: LCD0 Buffer Control       349         SFR Definition 26.19. LCD0VBMCF: LCD0 Buffer Control       349         SFR Definition 27.1 XBR0: Port I/O Crossbar Register 0       358         SFR Definition 27.2. XBR1: Port I/O Crossbar Register 2       360	SFR Definition 25.20. PC0INT0: PC0 Interrupt 0	332
SFR Definition 26.2. LCD0CN: LCD0 Control Register       337         SFR Definition 26.3. LCD0CNTRST: LCD0 Contrast Adjustment       341         SFR Definition 26.4. LCD0MSCN: LCD0 Master Control       342         SFR Definition 26.6. LCD0PWR: LCD0 Power       343         SFR Definition 26.6. LCD0VBMCN: LCD0 Power       343         SFR Definition 26.6. LCD0CLKDIVH: LCD0 Refresh Rate Prescaler High Byte       345         SFR Definition 26.0. LCD0CLKDIVH: LCD0 Refresh Rate Prescaler High Byte       345         SFR Definition 26.10. LCD0BLINK: LCD0 Toggle Rate       347         SFR Definition 26.11. LCD0TOGR: LCD0 Toggle Rate       347         SFR Definition 26.12. LCD0CF: LCD0 Charge Pump Configuration       348         SFR Definition 26.13. LCD0CHPCN: LCD0 Charge Pump Configuration       349         SFR Definition 26.14. LCD0CHPCN: LCD0 Charge Pump Configuration       349         SFR Definition 26.15. LCD0CHPMD: LCD0 Buffer Configuration       349         SFR Definition 26.16. LCD0BUFCN: LCD0 Buffer Configuration       350         SFR Definition 26.17. LCD0BUFCF: LCD0 VBAT Monitor Configuration       350         SFR Definition 27.1. XBR0: Port I/O Crossbar Register 1       350         SFR Definition 27.1. XBR2: Port I/O Crossbar Register 1       350         SFR Definition 27.5. P0MAT: Port0 Match Register       361         SFR Definition 27.7. P1MASK: Port1 Mask R	SFR Definition 25.21. PC0INT1: PC0 Interrupt 1	333
SFR Definition 26.3. LCD0CNTRST: LCD0 Contrast Adjustment       341         SFR Definition 26.4. LCD0MSCN: LCD0 Master Configuration       343         SFR Definition 26.6. LCD0WSCF: LCD0 VBAT Monitor Control       343         SFR Definition 26.6. LCD0VBMCN: LCD0 VBAT Monitor Control       343         SFR Definition 26.7. LCD0VBMCN: LCD0 Refresh Rate Prescaler High Byte       345         SFR Definition 26.8. LCD0CLKDIVL: LCD Refresh Rate Prescaler Low Byte       345         SFR Definition 26.10. LCD0CLKDIVL: LCD Refresh Rate Prescaler Low Byte       345         SFR Definition 26.11. LCD0TOGR: LCD0 Toggle Rate       347         SFR Definition 26.13. LCD0CHPCN: LCD0 Charge Pump Control       348         SFR Definition 26.14. LCD0CHPCF: LCD0 Charge Pump Control       348         SFR Definition 26.15. LCD0CHPCN: LCD0 Charge Pump Control       349         SFR Definition 26.16. LCD0BUFCN: LCD0 Buffer Configuration       349         SFR Definition 26.17. LCD0BUFCN: LCD0 Buffer Configuration       350         SFR Definition 26.18. LCD0BUFCN: LCD0 VBAT Monitor Configuration       350         SFR Definition 27.1 XBR: Port I/O Crossbar Register 0       358         SFR Definition 27.2 XBR1: Port I/O Crossbar Register 1       359         SFR Definition 27.4 PMASK: Port0 Mask Register       361         SFR Definition 27.7 P1MASK: Port1 Mask Register       362         SFR Defini		
SFR Definition 26.3. LCD0CNTRST: LCD0 Contrast Adjustment       341         SFR Definition 26.4. LCD0MSCN: LCD0 Master Configuration       343         SFR Definition 26.6. LCD0WSCF: LCD0 VBAT Monitor Control       343         SFR Definition 26.6. LCD0VBMCN: LCD0 VBAT Monitor Control       343         SFR Definition 26.7. LCD0VBMCN: LCD0 Refresh Rate Prescaler High Byte       345         SFR Definition 26.8. LCD0CLKDIVL: LCD Refresh Rate Prescaler Low Byte       345         SFR Definition 26.10. LCD0CLKDIVL: LCD Refresh Rate Prescaler Low Byte       345         SFR Definition 26.11. LCD0TOGR: LCD0 Toggle Rate       347         SFR Definition 26.13. LCD0CHPCN: LCD0 Charge Pump Control       348         SFR Definition 26.14. LCD0CHPCF: LCD0 Charge Pump Control       348         SFR Definition 26.15. LCD0CHPCN: LCD0 Charge Pump Control       349         SFR Definition 26.16. LCD0BUFCN: LCD0 Buffer Configuration       349         SFR Definition 26.17. LCD0BUFCN: LCD0 Buffer Configuration       350         SFR Definition 26.18. LCD0BUFCN: LCD0 VBAT Monitor Configuration       350         SFR Definition 27.1 XBR: Port I/O Crossbar Register 0       358         SFR Definition 27.2 XBR1: Port I/O Crossbar Register 1       359         SFR Definition 27.4 PMASK: Port0 Mask Register       361         SFR Definition 27.7 P1MASK: Port1 Mask Register       362         SFR Defini	SFR Definition 26.2. LCD0CN: LCD0 Control Register	337
SFR Definition 26.4. LCD0MSCF: LCD0 Master Configuration       342         SFR Definition 26.5. LCD0MSCF: LCD0 Power       343         SFR Definition 26.6. LCD0VWR: LCD0 Power       343         SFR Definition 26.7. LCD0VBMCN: LCD0 VBAT Monitor Control       344         SFR Definition 26.9. LCD0CLKDIVH: LCD0 Refresh Rate Prescaler High Byte       345         SFR Definition 26.10. LCD0BLINK: LCD0 Blink Mask       346         SFR Definition 26.11. LCD0TOGR: LCD0 Toggle Rate       347         SFR Definition 26.12. LCD0CF: LCD0 Configuration       348         SFR Definition 26.13. LCD0CHPCN: LCD0 Charge Pump Control       348         SFR Definition 26.14. LCD0CHPCN: LCD0 Charge Pump Configuration       349         SFR Definition 26.15. LCD00HPCN: LCD0 Charge Pump Mode       349         SFR Definition 26.16. LCD0BUFCN: LCD0 Buffer Configuration       349         SFR Definition 26.17. LCD0BUFCF: LCD0 Buffer Configuration       350         SFR Definition 26.19. LCD0VBMCF: LCD0 VBAT Monitor Configuration       350         SFR Definition 27.1. XBR0: Port I/O Crossbar Register 0       358         SFR Definition 27.2. XBR1: Port I/O Crossbar Register 1       359         SFR Definition 27.4. POMASK: Port0 Mask Register       361         SFR Definition 27.7. PMAT: Port1 Mask Register       362         SFR Definition 27.7. P1MASK: Port1 Mask Register       362	SFR Definition 26.3. LCD0CNTRST: LCD0 Contrast Adjustment	341
SFR Definition 26.6. LCD0PWR: LCD0 Power       343         SFR Definition 26.7. LCD0VBMCN: LCD0 VBAT Monitor Control       344         SFR Definition 26.8. LCD0CLKDIVH: LCD0 Refresh Rate Prescaler High Byte       345         SFR Definition 26.9. LCD0CLKDIVL: LCD Refresh Rate Prescaler Low Byte       345         SFR Definition 26.10. LCD0BLINK: LCD0 Blink Mask       346         SFR Definition 26.11. LCD0TOGR: LCD0 Toggle Rate       347         SFR Definition 26.12. LCD0CF: LCD0 Configuration       348         SFR Definition 26.13. LCD0CHPCN: LCD0 Charge Pump Control       348         SFR Definition 26.14. LCD0CHPCN: LCD0 Buffer Control       349         SFR Definition 26.15. LCD0CHPMD: LCD0 Buffer Control       349         SFR Definition 26.16. LCD0BUFCN: LCD0 Buffer Control       349         SFR Definition 26.17. LCD0BUFCF: LCD0 Buffer Control       349         SFR Definition 26.18. LCD0BUFMD: LCD0 Buffer Control       349         SFR Definition 26.19. LCD0VBMCF: LCD0 VBAT Monitor Configuration       350         SFR Definition 27.1. XBR0: Port I/O Crossbar Register 0       358         SFR Definition 27.2. XBR1: Port I/O Crossbar Register 1       359         SFR Definition 27.4. P0MASK: Port0 Mask Register       361         SFR Definition 27.5. P0MAT: Port0 Mask Register       362         SFR Definition 27.7. P1MAT: Port0 Input Mode       365 <td>SFR Definition 26.4. LCD0MSCN: LCD0 Master Control</td> <td> 342</td>	SFR Definition 26.4. LCD0MSCN: LCD0 Master Control	342
SFR Definition 26.6. LCD0PWR: LCD0 Power       343         SFR Definition 26.7. LCD0VBMCN: LCD0 VBAT Monitor Control       344         SFR Definition 26.8. LCD0CLKDIVH: LCD0 Refresh Rate Prescaler High Byte       345         SFR Definition 26.9. LCD0CLKDIVL: LCD Refresh Rate Prescaler Low Byte       345         SFR Definition 26.10. LCD0BLINK: LCD0 Blink Mask       346         SFR Definition 26.11. LCD0TOGR: LCD0 Toggle Rate       347         SFR Definition 26.12. LCD0CF: LCD0 Configuration       348         SFR Definition 26.13. LCD0CHPCN: LCD0 Charge Pump Control       348         SFR Definition 26.14. LCD0CHPCN: LCD0 Buffer Control       349         SFR Definition 26.15. LCD0CHPMD: LCD0 Buffer Control       349         SFR Definition 26.16. LCD0BUFCN: LCD0 Buffer Control       349         SFR Definition 26.17. LCD0BUFCF: LCD0 Buffer Control       349         SFR Definition 26.18. LCD0BUFMD: LCD0 Buffer Control       349         SFR Definition 26.19. LCD0VBMCF: LCD0 VBAT Monitor Configuration       350         SFR Definition 27.1. XBR0: Port I/O Crossbar Register 0       358         SFR Definition 27.2. XBR1: Port I/O Crossbar Register 1       359         SFR Definition 27.4. P0MASK: Port0 Mask Register       361         SFR Definition 27.5. P0MAT: Port0 Mask Register       362         SFR Definition 27.7. P1MAT: Port0 Input Mode       365 <td>SFR Definition 26.5. LCD0MSCF: LCD0 Master Configuration</td> <td> 343</td>	SFR Definition 26.5. LCD0MSCF: LCD0 Master Configuration	343
SFR Definition 26.8. LCDOCLKDIVH: LCD0 Refresh Rate Prescaler High Byte       345         SFR Definition 26.9. LCDOCLKDIVL: LCD Refresh Rate Prescaler Low Byte       345         SFR Definition 26.10. LCDOBLINK: LCD0 Blink Mask       346         SFR Definition 26.11. LCDOTOGR: LCD0 Toggle Rate       347         SFR Definition 26.12. LCD0CF: LCD0 Configuration       348         SFR Definition 26.13. LCD0CHPCN: LCD0 Charge Pump Configuration       349         SFR Definition 26.15. LCD0CHPCN: LCD0 Buffer Control       349         SFR Definition 26.16. LCD0BUFCN: LCD0 Buffer Control       349         SFR Definition 26.16. LCD0BUFCF: LCD0 Buffer Control       349         SFR Definition 26.17. LCD0BUFCF: LCD0 Buffer Control       349         SFR Definition 26.18. LCD0BUFMD: LCD0 Buffer Configuration       350         SFR Definition 26.19. LCD0VBMCF: LCD0 VBAT Monitor Configuration       350         SFR Definition 27.1. XBR0: Port I/O Crossbar Register 0       358         SFR Definition 27.2. XBR1: Port I/O Crossbar Register 1       359         SFR Definition 27.4. PUMASK: Port0 Mask Register       361         SFR Definition 27.5. POMAT: Port0 Match Register       361         SFR Definition 27.6. P1MASK: Port1 Mask Register       362         SFR Definition 27.10. POMDIN: Port0 Otuput Mode       365         SFR Definition 27.11. POMDOUT: Port0 Otuput Mode       3	SFR Definition 26.6. LCD0PWR: LCD0 Power	343
SFR Definition 26.8. LCDOCLKDIVH: LCD0 Refresh Rate Prescaler High Byte       345         SFR Definition 26.9. LCDOCLKDIVL: LCD Refresh Rate Prescaler Low Byte       345         SFR Definition 26.10. LCDOBLINK: LCD0 Blink Mask       346         SFR Definition 26.11. LCDOTOGR: LCD0 Toggle Rate       347         SFR Definition 26.12. LCD0CF: LCD0 Configuration       348         SFR Definition 26.13. LCD0CHPCN: LCD0 Charge Pump Configuration       349         SFR Definition 26.15. LCD0CHPCN: LCD0 Buffer Control       349         SFR Definition 26.16. LCD0BUFCN: LCD0 Buffer Control       349         SFR Definition 26.16. LCD0BUFCF: LCD0 Buffer Control       349         SFR Definition 26.17. LCD0BUFCF: LCD0 Buffer Control       349         SFR Definition 26.18. LCD0BUFMD: LCD0 Buffer Configuration       350         SFR Definition 26.19. LCD0VBMCF: LCD0 VBAT Monitor Configuration       350         SFR Definition 27.1. XBR0: Port I/O Crossbar Register 0       358         SFR Definition 27.2. XBR1: Port I/O Crossbar Register 1       359         SFR Definition 27.4. PUMASK: Port0 Mask Register       361         SFR Definition 27.5. POMAT: Port0 Match Register       361         SFR Definition 27.6. P1MASK: Port1 Mask Register       362         SFR Definition 27.10. POMDIN: Port0 Otuput Mode       365         SFR Definition 27.11. POMDOUT: Port0 Otuput Mode       3	SFR Definition 26.7. LCD0VBMCN: LCD0 VBAT Monitor Control	344
SFR Definition 26.10. LCD0BLINK: LCD0 Blink Mask       346         SFR Definition 26.11. LCD0TOGR: LCD0 Toggle Rate       347         SFR Definition 26.12. LCD0CF: LCD0 Configuration       348         SFR Definition 26.13. LCD0CHPCN: LCD0 Charge Pump Control       348         SFR Definition 26.14. LCD0CHPCN: LCD0 Charge Pump Configuration       349         SFR Definition 26.15. LCD0CHPCN: LCD0 Buffer Control       349         SFR Definition 26.16. LCD0BUFCN: LCD0 Buffer Control       349         SFR Definition 26.17. LCD0BUFCF: LCD0 Buffer Control       349         SFR Definition 26.18. LCD0BUFMD: LCD0 Buffer Configuration       350         SFR Definition 26.19. LCD0VBMCF: LCD0 VBAT Monitor Configuration       350         SFR Definition 27.1 XBR0: Port I/O Crossbar Register 0       358         SFR Definition 27.2 XBR1: Port I/O Crossbar Register 1       359         SFR Definition 27.3. XBR2: Port I/O Crossbar Register 2       360         SFR Definition 27.4. P0MASK: Port0 Mask Register       361         SFR Definition 27.5. POMAT: Port0 Match Register       362         SFR Definition 27.7. P1MAT: Port1 Match Register       362         SFR Definition 27.8. P0: Port0       364         SFR Definition 27.10. POMDUN: Port0 Dutput Mode       365         SFR Definition 27.11. P0MDOUT: Port0 Output Mode       365         SFR Definition		
SFR Definition 26.11. LCD0TOGR: LCD0 Toggle Rate       347         SFR Definition 26.12. LCD0CF: LCD0 Configuration       348         SFR Definition 26.13. LCD0CHPCN: LCD0 Charge Pump Configuration       349         SFR Definition 26.14. LCD0CHPCF: LCD0 Charge Pump Mode       349         SFR Definition 26.15. LCD0CHPMD: LCD0 Buffer Control       349         SFR Definition 26.16. LCD0BUFCF: LCD0 Buffer Control       349         SFR Definition 26.17. LCD0BUFCF: LCD0 Buffer Configuration       350         SFR Definition 26.18. LCD0BUFMD: LCD0 Buffer Mode       350         SFR Definition 27.1. XBR0: Port I/O Crossbar Register 0       358         SFR Definition 27.2 XBR1: Port I/O Crossbar Register 1       359         SFR Definition 27.3. XBR2: Port I/O Crossbar Register 2       360         SFR Definition 27.4. P0MASK: Port0 Mask Register       361         SFR Definition 27.5. P0MAT: Port0 Match Register       362         SFR Definition 27.7. P1MASK: Port1 Mask Register       362         SFR Definition 27.8. P0: Port0       364         SFR Definition 27.1. P0MDOUT: Port0 Output Mode       365         SFR Definition 27.10. P0MDIN: Port0 Input Mode       364         SFR Definition 27.11. P0MDOUT: Port0 Output Mode       365         SFR Definition 27.12. P0DRV: Port0 Skip       364         SFR Definition 27.14. P1SKIP: Port1 Skip	SFR Definition 26.9. LCD0CLKDIVL: LCD Refresh Rate Prescaler Low Byte	345
SFR Definition 26.12. LCD0CF: LCD0 Configuration       348         SFR Definition 26.13. LCD0CHPCN: LCD0 Charge Pump Control       348         SFR Definition 26.14. LCD0CHPCF: LCD0 Charge Pump Mode       349         SFR Definition 26.15. LCD0CHPMD: LCD0 Buffer Control       349         SFR Definition 26.15. LCD0BUFCF: LCD0 Buffer Configuration       349         SFR Definition 26.17. LCD0BUFCF: LCD0 Buffer Configuration       350         SFR Definition 26.18. LCD0BUFCF: LCD0 Buffer Mode       350         SFR Definition 27.1. XBR0: Port I/O Crossbar Register 0       358         SFR Definition 27.2. XBR1: Port I/O Crossbar Register 1       359         SFR Definition 27.4. POMASK: Port0 Mask Register       360         SFR Definition 27.5. P0MAT: Port0 Match Register       361         SFR Definition 27.6. P1MASK: Port1 Match Register       362         SFR Definition 27.7. P1MAT: Port1 Match Register       362         SFR Definition 27.8. P0: Port0       364         SFR Definition 27.10. P0MDIN: Port0 Input Mode       365         SFR Definition 27.11. P0MDOUT: Port0 Output Mode       365         SFR Definition 27.12. P0DRV: Port1 Output Mode       366         SFR Definition 27.13. P1: Port1       366         SFR Definition 27.14. P1SKIP: Port1 Skip       366         SFR Definition 27.15. P1MDIN: Port1 Input Mode       367 <td>SFR Definition 26.10. LCD0BLINK: LCD0 Blink Mask</td> <td> 346</td>	SFR Definition 26.10. LCD0BLINK: LCD0 Blink Mask	346
SFR Definition 26.12. LCD0CF: LCD0 Configuration       348         SFR Definition 26.13. LCD0CHPCN: LCD0 Charge Pump Control       348         SFR Definition 26.14. LCD0CHPCF: LCD0 Charge Pump Mode       349         SFR Definition 26.15. LCD0CHPMD: LCD0 Buffer Control       349         SFR Definition 26.15. LCD0BUFCF: LCD0 Buffer Configuration       349         SFR Definition 26.17. LCD0BUFCF: LCD0 Buffer Configuration       350         SFR Definition 26.18. LCD0BUFCF: LCD0 Buffer Mode       350         SFR Definition 27.1. XBR0: Port I/O Crossbar Register 0       358         SFR Definition 27.2. XBR1: Port I/O Crossbar Register 1       359         SFR Definition 27.4. POMASK: Port0 Mask Register       360         SFR Definition 27.5. P0MAT: Port0 Match Register       361         SFR Definition 27.6. P1MASK: Port1 Match Register       362         SFR Definition 27.7. P1MAT: Port1 Match Register       362         SFR Definition 27.8. P0: Port0       364         SFR Definition 27.10. P0MDIN: Port0 Input Mode       365         SFR Definition 27.11. P0MDOUT: Port0 Output Mode       365         SFR Definition 27.12. P0DRV: Port1 Output Mode       366         SFR Definition 27.13. P1: Port1       366         SFR Definition 27.14. P1SKIP: Port1 Skip       366         SFR Definition 27.15. P1MDIN: Port1 Input Mode       367 <td>SFR Definition 26.11. LCD0TOGR: LCD0 Toggle Rate</td> <td> 347</td>	SFR Definition 26.11. LCD0TOGR: LCD0 Toggle Rate	347
SFR Definition 26.14. LCD0CHPCF: LCD0 Charge Pump Configuration       349         SFR Definition 26.15. LCD0CHPMD: LCD0 Buffer Control       349         SFR Definition 26.16. LCD0BUFCN: LCD0 Buffer Configuration       350         SFR Definition 26.17. LCD0BUFCF: LCD0 Buffer Mode       350         SFR Definition 26.18. LCD0BUFMD: LCD0 Buffer Mode       350         SFR Definition 26.19. LCD0VBMCF: LCD0 VBAT Monitor Configuration       350         SFR Definition 27.1. XBR0: Port I/O Crossbar Register 0       358         SFR Definition 27.2. XBR1: Port I/O Crossbar Register 1       359         SFR Definition 27.3. XBR2: Port I/O Crossbar Register 1       359         SFR Definition 27.4. P0MASK: Port0 Mask Register       361         SFR Definition 27.5. P0MAT: Port0 Match Register       361         SFR Definition 27.6. P1MASK: Port1 Mask Register       362         SFR Definition 27.7. P1MAT: Port1 Match Register       362         SFR Definition 27.10. P0MDIN: Port0 Skip       364         SFR Definition 27.10. P0MDIN: Port0 Output Mode       365         SFR Definition 27.11. P0MDOUT: Port0 Output Mode       365         SFR Definition 27.12. P0DRV: Port0 Drive Strength       366         SFR Definition 27.14. P1SKIP: Port1 Skip       367         SFR Definition 27.15. P1MDIN: Port1 Input Mode       368         SFR Definition 27.16. P1MDO	SFR Definition 26.12. LCD0CF: LCD0 Configuration	348
SFR Definition 26.14. LCD0CHPCF: LCD0 Charge Pump Configuration       349         SFR Definition 26.15. LCD0CHPMD: LCD0 Buffer Control       349         SFR Definition 26.16. LCD0BUFCN: LCD0 Buffer Configuration       350         SFR Definition 26.17. LCD0BUFCF: LCD0 Buffer Mode       350         SFR Definition 26.18. LCD0BUFMD: LCD0 Buffer Mode       350         SFR Definition 26.19. LCD0VBMCF: LCD0 VBAT Monitor Configuration       350         SFR Definition 27.1. XBR0: Port I/O Crossbar Register 0       358         SFR Definition 27.2. XBR1: Port I/O Crossbar Register 1       359         SFR Definition 27.3. XBR2: Port I/O Crossbar Register 1       359         SFR Definition 27.4. P0MASK: Port0 Mask Register       361         SFR Definition 27.5. P0MAT: Port0 Match Register       361         SFR Definition 27.6. P1MASK: Port1 Mask Register       362         SFR Definition 27.7. P1MAT: Port1 Match Register       362         SFR Definition 27.10. P0MDIN: Port0 Skip       364         SFR Definition 27.10. P0MDIN: Port0 Output Mode       365         SFR Definition 27.11. P0MDOUT: Port0 Output Mode       365         SFR Definition 27.12. P0DRV: Port0 Drive Strength       366         SFR Definition 27.14. P1SKIP: Port1 Skip       367         SFR Definition 27.15. P1MDIN: Port1 Input Mode       368         SFR Definition 27.16. P1MDO	SFR Definition 26.13. LCD0CHPCN: LCD0 Charge Pump Control	348
SFR Definition 26.15. LCD0CHPMD: LCD0 Charge Pump Mode349SFR Definition 26.16. LCD0BUFCN: LCD0 Buffer Control349SFR Definition 26.17. LCD0BUFCF: LCD0 Buffer Configuration350SFR Definition 26.18. LCD0BUFMD: LCD0 Buffer Mode350SFR Definition 26.19. LCD0VBMCF: LCD0 VBAT Monitor Configuration350SFR Definition 27.1. XBR0: Port I/O Crossbar Register 0358SFR Definition 27.2. XBR1: Port I/O Crossbar Register 1359SFR Definition 27.3. XBR2: Port I/O Crossbar Register 2360SFR Definition 27.4. POMASK: Port0 Mask Register361SFR Definition 27.5. POMAT: Port0 Match Register362SFR Definition 27.6. P1MASK: Port1 Mask Register362SFR Definition 27.7. P1MAT: Port1 Match Register364SFR Definition 27.10. POMDIN: Port0 Skip364SFR Definition 27.11. POMDOUT: Port0 Output Mode365SFR Definition 27.12. PODRV: Port0 Drive Strength366SFR Definition 27.13. P1: Port1366SFR Definition 27.14. P1SKIP: Port1 Skip367SFR Definition 27.15. P1MDIN: Port1 Input Mode367SFR Definition 27.16. P1MDOUT: Port1 Output Mode368SFR Definition 27.17. P1DRV: Port1 Drive Strength368SFR Definition 27.18. P2: Port2369SFR Definition 27.19. P2SKIP: Port1 Skip369SFR Definition 27.19. P2SKIP: Port2 Skip369SFR Definition 27.19. P2SKIP: Port2 Input Mode370SFR Definition 27.20. P2MDIN: Port2 Input Mode370SFR Definition 27.21. P2MDOUT: Port2 Output Mode370		
SFR Definition 26.17. LCD0BUFCF: LCD0 Buffer Configuration350SFR Definition 26.18. LCD0BUFMD: LCD0 Buffer Mode350SFR Definition 26.19. LCD0VBMCF: LCD0 VBAT Monitor Configuration350SFR Definition 27.1. XBR0: Port I/O Crossbar Register 0358SFR Definition 27.2. XBR1: Port I/O Crossbar Register 1359SFR Definition 27.3. XBR2: Port I/O Crossbar Register 2360SFR Definition 27.4. P0MASK: Port0 Mask Register361SFR Definition 27.5. P0MAT: Port0 Match Register362SFR Definition 27.6. P1MASK: Port1 Mask Register362SFR Definition 27.7. P1MAT: Port1 Match Register362SFR Definition 27.8. P0: Port0364SFR Definition 27.9. P0SKIP: Port0 Skip364SFR Definition 27.10. P0MDIN: Port0 Input Mode365SFR Definition 27.11. P0MDOUT: Port0 Output Mode366SFR Definition 27.12. P0DRV: Port0 Drive Strength366SFR Definition 27.13. P1: Port1366SFR Definition 27.14. P1SKIP: Port1 Skip367SFR Definition 27.15. P1MDIN: Port1 Input Mode368SFR Definition 27.16. P1MDOUT: Port1 Output Mode368SFR Definition 27.17. P1DRV: Port1 Drive Strength368SFR Definition 27.17. P1DRV: Port1 Drive Strength368SFR Definition 27.18. P2: Port2369SFR Definition 27.19. P2SKIP: Port2 Skip369SFR Definition 27.19. P2SKIP: Port2 Skip369SFR Definition 27.19. P2SKIP: Port2 Skip369SFR Definition 27.20. P2MDIN: Port2 Input Mode370SFR Definition 27.21. P2MDOUT: Port2 Output Mode </td <td></td> <td></td>		
SFR Definition 26.18. LCD0BUFMD: LCD0 Buffer Mode350SFR Definition 26.19. LCD0VBMCF: LCD0 VBAT Monitor Configuration350SFR Definition 27.1. XBR0: Port I/O Crossbar Register 0358SFR Definition 27.2. XBR1: Port I/O Crossbar Register 1359SFR Definition 27.3. XBR2: Port I/O Crossbar Register 2360SFR Definition 27.4. P0MASK: Port0 Mask Register361SFR Definition 27.5. P0MAT: Port0 Match Register361SFR Definition 27.6. P1MASK: Port1 Mask Register362SFR Definition 27.7. P1MAT: Port1 Match Register362SFR Definition 27.8. P0: Port0364SFR Definition 27.9. P0SKIP: Port0 Skip364SFR Definition 27.10. P0MDIN: Port0 Input Mode365SFR Definition 27.11. P0MDOUT: Port0 Output Mode365SFR Definition 27.12. P0DRV: Port0 Drive Strength366SFR Definition 27.13. P1: Port1367SFR Definition 27.14. P1SKIP: Port1 Skip367SFR Definition 27.15. P1MDIN: Port1 Ioutput Mode367SFR Definition 27.16. P1MDOUT: Port1 Output Mode368SFR Definition 27.17. P1DRV: Port1 Output Mode368SFR Definition 27.18. P2: Port2369SFR Definition 27.19. P2SKIP: Port2 Skip369SFR Definition 27.19. P2SKIP: Port2 Skip369SFR Definition 27.20. P2MDIN: Port2 Input Mode370SFR Definition 27.21. P2MDOUT: Port2 Output Mode370		
SFR Definition 26.18. LCD0BUFMD: LCD0 Buffer Mode350SFR Definition 26.19. LCD0VBMCF: LCD0 VBAT Monitor Configuration350SFR Definition 27.1. XBR0: Port I/O Crossbar Register 0358SFR Definition 27.2. XBR1: Port I/O Crossbar Register 1359SFR Definition 27.3. XBR2: Port I/O Crossbar Register 2360SFR Definition 27.4. P0MASK: Port0 Mask Register361SFR Definition 27.5. P0MAT: Port0 Match Register361SFR Definition 27.6. P1MASK: Port1 Mask Register362SFR Definition 27.7. P1MAT: Port1 Match Register362SFR Definition 27.8. P0: Port0364SFR Definition 27.9. P0SKIP: Port0 Skip364SFR Definition 27.10. P0MDIN: Port0 Input Mode365SFR Definition 27.11. P0MDOUT: Port0 Output Mode365SFR Definition 27.12. P0DRV: Port0 Drive Strength366SFR Definition 27.13. P1: Port1367SFR Definition 27.14. P1SKIP: Port1 Skip367SFR Definition 27.15. P1MDIN: Port1 Ioutput Mode367SFR Definition 27.16. P1MDOUT: Port1 Output Mode368SFR Definition 27.17. P1DRV: Port1 Output Mode368SFR Definition 27.18. P2: Port2369SFR Definition 27.19. P2SKIP: Port2 Skip369SFR Definition 27.19. P2SKIP: Port2 Skip369SFR Definition 27.20. P2MDIN: Port2 Input Mode370SFR Definition 27.21. P2MDOUT: Port2 Output Mode370	SFR Definition 26.17. LCD0BUFCF: LCD0 Buffer Configuration	350
SFR Definition 27.1. XBR0: Port I/O Crossbar Register 0358SFR Definition 27.2. XBR1: Port I/O Crossbar Register 1359SFR Definition 27.3. XBR2: Port I/O Crossbar Register 2360SFR Definition 27.4. P0MASK: Port0 Mask Register361SFR Definition 27.5. P0MAT: Port0 Match Register361SFR Definition 27.6. P1MASK: Port1 Mask Register362SFR Definition 27.7. P1MAT: Port1 Match Register362SFR Definition 27.8. P0: Port0364SFR Definition 27.9. P0SKIP: Port0 Skip364SFR Definition 27.10. P0MDIN: Port0 Input Mode365SFR Definition 27.11. P0MDOUT: Port0 Output Mode365SFR Definition 27.12. P0DRV: Port0 Drive Strength366SFR Definition 27.13. P1: Port1366SFR Definition 27.14. P1SKIP: Port1 Skip367SFR Definition 27.15. P1MDIN: Port1 Input Mode368SFR Definition 27.16. P1MDOUT: Port1 Output Mode368SFR Definition 27.17. P1DRV: Port1 Drive Strength368SFR Definition 27.18. P2: Port2369SFR Definition 27.19. P2SKIP: Port2 Skip369SFR Definition 27.19. P2SKIP: Port2 Skip369SFR Definition 27.19. P2SKIP: Port2 Input Mode370SFR Definition 27.20. P2MDIN: Port2 Input Mode370SFR Definition 27.21. P2MDOUT: Port2 Output Mode370		
SFR Definition 27.2. XBR1: Port I/O Crossbar Register 1359SFR Definition 27.3. XBR2: Port I/O Crossbar Register 2360SFR Definition 27.4. P0MASK: Port0 Mask Register361SFR Definition 27.5. P0MAT: Port0 Match Register361SFR Definition 27.6. P1MASK: Port1 Mask Register362SFR Definition 27.7. P1MAT: Port1 Match Register362SFR Definition 27.8. P0: Port0364SFR Definition 27.9. P0SKIP: Port0 Skip364SFR Definition 27.10. P0MDIN: Port0 Input Mode365SFR Definition 27.11. P0MDOUT: Port0 Output Mode365SFR Definition 27.12. P0DRV: Port0 Drive Strength366SFR Definition 27.13. P1: Port1366SFR Definition 27.14. P1SKIP: Port1 Skip367SFR Definition 27.15. P1MDIN: Port1 Input Mode367SFR Definition 27.16. P1MDOUT: Port1 Output Mode368SFR Definition 27.17. P1DRV: Port1 Drive Strength368SFR Definition 27.18. P2: Port2369SFR Definition 27.19. P2SKIP: Port2 Skip369SFR Definition 27.19. P2SKIP: Port2 Net2369SFR Definition 27.19. P2SKIP: Port2 Net2369SFR Definition 27.20. P2MDIN: Port2 Input Mode370SFR Definition 27.21. P2MDOUT: Port2 Output Mode370	SFR Definition 26.19. LCD0VBMCF: LCD0 VBAT Monitor Configuration	350
SFR Definition 27.3. XBR2: Port I/O Crossbar Register 2360SFR Definition 27.4. P0MASK: Port0 Mask Register361SFR Definition 27.5. P0MAT: Port0 Match Register361SFR Definition 27.6. P1MASK: Port1 Mask Register362SFR Definition 27.7. P1MAT: Port1 Match Register362SFR Definition 27.8. P0: Port0364SFR Definition 27.9. P0SKIP: Port0 Skip364SFR Definition 27.10. P0MDIN: Port0 Input Mode365SFR Definition 27.11. P0MDOUT: Port0 Output Mode365SFR Definition 27.12. P0DRV: Port0 Drive Strength366SFR Definition 27.13. P1: Port1366SFR Definition 27.14. P1SKIP: Port1 Skip367SFR Definition 27.15. P1MDIN: Port1 Input Mode367SFR Definition 27.16. P1MDOUT: Port1 Output Mode368SFR Definition 27.17. P1DRV: Port1 Drive Strength368SFR Definition 27.17. P1DRV: Port1 Drive Strength368SFR Definition 27.18. P2: Port2369SFR Definition 27.19. P2SKIP: Port2 Skip369SFR Definition 27.19. P2SKIP: Port2 Input Mode370SFR Definition 27.20. P2MDIN: Port2 Input Mode370SFR Definition 27.21. P2MDOUT: Port2 Output Mode370	SFR Definition 27.1. XBR0: Port I/O Crossbar Register 0	358
SFR Definition 27.3. XBR2: Port I/O Crossbar Register 2360SFR Definition 27.4. P0MASK: Port0 Mask Register361SFR Definition 27.5. P0MAT: Port0 Match Register361SFR Definition 27.6. P1MASK: Port1 Mask Register362SFR Definition 27.7. P1MAT: Port1 Match Register362SFR Definition 27.8. P0: Port0364SFR Definition 27.9. P0SKIP: Port0 Skip364SFR Definition 27.10. P0MDIN: Port0 Input Mode365SFR Definition 27.11. P0MDOUT: Port0 Output Mode365SFR Definition 27.12. P0DRV: Port0 Drive Strength366SFR Definition 27.13. P1: Port1366SFR Definition 27.14. P1SKIP: Port1 Skip367SFR Definition 27.15. P1MDIN: Port1 Input Mode367SFR Definition 27.16. P1MDOUT: Port1 Output Mode368SFR Definition 27.17. P1DRV: Port1 Drive Strength368SFR Definition 27.17. P1DRV: Port1 Drive Strength368SFR Definition 27.18. P2: Port2369SFR Definition 27.19. P2SKIP: Port2 Skip369SFR Definition 27.19. P2SKIP: Port2 Input Mode370SFR Definition 27.20. P2MDIN: Port2 Input Mode370SFR Definition 27.21. P2MDOUT: Port2 Output Mode370	SFR Definition 27.2. XBR1: Port I/O Crossbar Register 1	359
SFR Definition 27.5. POMAT: Port0 Match Register361SFR Definition 27.6. P1MASK: Port1 Mask Register362SFR Definition 27.7. P1MAT: Port1 Match Register362SFR Definition 27.8. P0: Port0364SFR Definition 27.9. P0SKIP: Port0 Skip364SFR Definition 27.10. P0MDIN: Port0 Input Mode365SFR Definition 27.11. P0MDOUT: Port0 Output Mode365SFR Definition 27.12. P0DRV: Port0 Drive Strength366SFR Definition 27.13. P1: Port1366SFR Definition 27.14. P1SKIP: Port1 Skip367SFR Definition 27.15. P1MDIN: Port1 Input Mode367SFR Definition 27.16. P1MDOUT: Port1 Output Mode368SFR Definition 27.17. P1DRV: Port1 Drive Strength368SFR Definition 27.18. P2: Port2369SFR Definition 27.19. P2SKIP: Port2 Skip369SFR Definition 27.19. P2SKIP: Port2 Input Mode370SFR Definition 27.20. P2MDIN: Port2 Input Mode370SFR Definition 27.21. P2MDOUT: Port2 Output Mode370		
SFR Definition 27.6. P1MASK: Port1 Mask Register362SFR Definition 27.7. P1MAT: Port1 Match Register362SFR Definition 27.8. P0: Port0364SFR Definition 27.9. P0SKIP: Port0 Skip364SFR Definition 27.10. P0MDIN: Port0 Input Mode365SFR Definition 27.11. P0MDOUT: Port0 Output Mode365SFR Definition 27.12. P0DRV: Port0 Drive Strength366SFR Definition 27.13. P1: Port1366SFR Definition 27.14. P1SKIP: Port1 Skip367SFR Definition 27.15. P1MDIN: Port1 Input Mode367SFR Definition 27.16. P1MDOUT: Port1 Output Mode368SFR Definition 27.17. P1DRV: Port1 Drive Strength368SFR Definition 27.18. P2: Port2369SFR Definition 27.19. P2SKIP: Port2 Skip369SFR Definition 27.20. P2MDIN: Port2 Input Mode370SFR Definition 27.21. P2MDOUT: Port2 Output Mode370	SFR Definition 27.4. P0MASK: Port0 Mask Register	361
SFR Definition 27.7. P1MAT: Port1 Match Register362SFR Definition 27.8. P0: Port0364SFR Definition 27.9. P0SKIP: Port0 Skip364SFR Definition 27.10. P0MDIN: Port0 Input Mode365SFR Definition 27.11. P0MDOUT: Port0 Output Mode365SFR Definition 27.12. P0DRV: Port0 Drive Strength366SFR Definition 27.13. P1: Port1366SFR Definition 27.14. P1SKIP: Port1 Skip367SFR Definition 27.15. P1MDIN: Port1 Input Mode367SFR Definition 27.16. P1MDOUT: Port1 Output Mode368SFR Definition 27.17. P1DRV: Port1 Drive Strength368SFR Definition 27.18. P2: Port2369SFR Definition 27.19. P2SKIP: Port2 Skip369SFR Definition 27.20. P2MDIN: Port2 Input Mode370SFR Definition 27.21. P2MDOUT: Port2 Output Mode370	SFR Definition 27.5. P0MAT: Port0 Match Register	361
SFR Definition 27.8. P0: Port0364SFR Definition 27.9. P0SKIP: Port0 Skip364SFR Definition 27.10. P0MDIN: Port0 Input Mode365SFR Definition 27.11. P0MDOUT: Port0 Output Mode365SFR Definition 27.12. P0DRV: Port0 Drive Strength366SFR Definition 27.13. P1: Port1366SFR Definition 27.14. P1SKIP: Port1 Skip367SFR Definition 27.15. P1MDIN: Port1 Input Mode367SFR Definition 27.16. P1MDOUT: Port1 Output Mode368SFR Definition 27.17. P1DRV: Port1 Drive Strength368SFR Definition 27.18. P2: Port2369SFR Definition 27.19. P2SKIP: Port2 Skip369SFR Definition 27.20. P2MDIN: Port2 Input Mode370SFR Definition 27.21. P2MDOUT: Port2 Output Mode370	SFR Definition 27.6. P1MASK: Port1 Mask Register	362
SFR Definition 27.9. P0SKIP: Port0 Skip364SFR Definition 27.10. P0MDIN: Port0 Input Mode365SFR Definition 27.11. P0MDOUT: Port0 Output Mode365SFR Definition 27.12. P0DRV: Port0 Drive Strength366SFR Definition 27.13. P1: Port1366SFR Definition 27.14. P1SKIP: Port1 Skip367SFR Definition 27.15. P1MDIN: Port1 Input Mode367SFR Definition 27.16. P1MDOUT: Port1 Output Mode368SFR Definition 27.17. P1DRV: Port1 Drive Strength368SFR Definition 27.18. P2: Port2369SFR Definition 27.19. P2SKIP: Port2 Skip369SFR Definition 27.20. P2MDIN: Port2 Input Mode370SFR Definition 27.21. P2MDOUT: Port2 Output Mode370	SFR Definition 27.7. P1MAT: Port1 Match Register	362
SFR Definition 27.10. P0MDIN: Port0 Input Mode365SFR Definition 27.11. P0MDOUT: Port0 Output Mode365SFR Definition 27.12. P0DRV: Port0 Drive Strength366SFR Definition 27.13. P1: Port1366SFR Definition 27.14. P1SKIP: Port1 Skip367SFR Definition 27.15. P1MDIN: Port1 Input Mode367SFR Definition 27.16. P1MDOUT: Port1 Output Mode368SFR Definition 27.17. P1DRV: Port1 Drive Strength368SFR Definition 27.18. P2: Port2369SFR Definition 27.19. P2SKIP: Port2 Skip369SFR Definition 27.20. P2MDIN: Port2 Input Mode370SFR Definition 27.21. P2MDOUT: Port2 Output Mode370	SFR Definition 27.8. P0: Port0	364
SFR Definition 27.11. P0MDOUT: Port0 Output Mode365SFR Definition 27.12. P0DRV: Port0 Drive Strength366SFR Definition 27.13. P1: Port1366SFR Definition 27.14. P1SKIP: Port1 Skip367SFR Definition 27.15. P1MDIN: Port1 Input Mode367SFR Definition 27.16. P1MDOUT: Port1 Output Mode368SFR Definition 27.17. P1DRV: Port1 Drive Strength368SFR Definition 27.18. P2: Port2369SFR Definition 27.19. P2SKIP: Port2 Skip369SFR Definition 27.20. P2MDIN: Port2 Input Mode370SFR Definition 27.21. P2MDOUT: Port2 Output Mode370		
SFR Definition 27.11. P0MDOUT: Port0 Output Mode365SFR Definition 27.12. P0DRV: Port0 Drive Strength366SFR Definition 27.13. P1: Port1366SFR Definition 27.14. P1SKIP: Port1 Skip367SFR Definition 27.15. P1MDIN: Port1 Input Mode367SFR Definition 27.16. P1MDOUT: Port1 Output Mode368SFR Definition 27.17. P1DRV: Port1 Drive Strength368SFR Definition 27.18. P2: Port2369SFR Definition 27.19. P2SKIP: Port2 Skip369SFR Definition 27.20. P2MDIN: Port2 Input Mode370SFR Definition 27.21. P2MDOUT: Port2 Output Mode370	SFR Definition 27.10. P0MDIN: Port0 Input Mode	365
SFR Definition 27.13. P1: Port1366SFR Definition 27.14. P1SKIP: Port1 Skip367SFR Definition 27.15. P1MDIN: Port1 Input Mode367SFR Definition 27.16. P1MDOUT: Port1 Output Mode368SFR Definition 27.17. P1DRV: Port1 Drive Strength368SFR Definition 27.18. P2: Port2369SFR Definition 27.19. P2SKIP: Port2 Skip369SFR Definition 27.20. P2MDIN: Port2 Input Mode370SFR Definition 27.21. P2MDOUT: Port2 Output Mode370		
SFR Definition 27.14. P1SKIP: Port1 Skip367SFR Definition 27.15. P1MDIN: Port1 Input Mode367SFR Definition 27.16. P1MDOUT: Port1 Output Mode368SFR Definition 27.17. P1DRV: Port1 Drive Strength368SFR Definition 27.18. P2: Port2369SFR Definition 27.19. P2SKIP: Port2 Skip369SFR Definition 27.20. P2MDIN: Port2 Input Mode370SFR Definition 27.21. P2MDOUT: Port2 Output Mode370	SFR Definition 27.12. P0DRV: Port0 Drive Strength	366
SFR Definition 27.15. P1MDIN: Port1 Input Mode367SFR Definition 27.16. P1MDOUT: Port1 Output Mode368SFR Definition 27.17. P1DRV: Port1 Drive Strength368SFR Definition 27.18. P2: Port2369SFR Definition 27.19. P2SKIP: Port2 Skip369SFR Definition 27.20. P2MDIN: Port2 Input Mode370SFR Definition 27.21. P2MDOUT: Port2 Output Mode370	SFR Definition 27.13. P1: Port1	366
SFR Definition 27.15. P1MDIN: Port1 Input Mode367SFR Definition 27.16. P1MDOUT: Port1 Output Mode368SFR Definition 27.17. P1DRV: Port1 Drive Strength368SFR Definition 27.18. P2: Port2369SFR Definition 27.19. P2SKIP: Port2 Skip369SFR Definition 27.20. P2MDIN: Port2 Input Mode370SFR Definition 27.21. P2MDOUT: Port2 Output Mode370	SFR Definition 27.14. P1SKIP: Port1 Skip	367
SFR Definition 27.16. P1MDOUT: Port1 Output Mode368SFR Definition 27.17. P1DRV: Port1 Drive Strength368SFR Definition 27.18. P2: Port2369SFR Definition 27.19. P2SKIP: Port2 Skip369SFR Definition 27.20. P2MDIN: Port2 Input Mode370SFR Definition 27.21. P2MDOUT: Port2 Output Mode370	SFR Definition 27.15. P1MDIN: Port1 Input Mode	367
SFR Definition 27.17. P1DRV: Port1 Drive Strength368SFR Definition 27.18. P2: Port2369SFR Definition 27.19. P2SKIP: Port2 Skip369SFR Definition 27.20. P2MDIN: Port2 Input Mode370SFR Definition 27.21. P2MDOUT: Port2 Output Mode370		
SFR Definition 27.19. P2SKIP: Port2 Skip		
SFR Definition 27.20. P2MDIN: Port2 Input Mode		
SFR Definition 27.20. P2MDIN: Port2 Input Mode	SFR Definition 27.19. P2SKIP: Port2 Skip	369
SFR Definition 27.21. P2MDOUT: Port2 Output Mode 370	SFR Definition 27.20. P2MDIN: Port2 Input Mode	370
SFR Definition 27.23. P3: Port3		



## SFR Definition 5.4. ADC0PWR: ADC0 Burst Mode Power-Up Time

Bit	7	6	5	4	3	2	1	0
Name	AD0LPM				AD0PWR[3:0]			
Туре	R/W	R	R	R	R/W			
Reset	0	0	0	0	1	1	1	1

#### SFR Page = 0xF; SFR Address = 0xBA

Bit	Name	Function
7	AD0LPM	ADC0 Low Power Mode Enable.
		Enables Low Power Mode Operation.
		0: Low Power Mode disabled.
		1: Low Power Mode enabled.
6:4	Unused	Read = 0000b; Write = Don't Care.
3:0	AD0PWR[3:0]	ADC0 Burst Mode Power-Up Time.
		Sets the time delay required for ADC0 to power up from a low power state. For BURSTEN = 0:
		ADC0 power state controlled by AD0EN.
		For BURSTEN = 1 and AD0EN = 1:
		ADC0 remains enabled and does not enter a low power state after
		all conversions are complete. Conversions can begin immediately following the start-of-conversion signal.
		For BURSTEN = 1 and AD0EN = 0:
		ADC0 enters a low power state after all conversions are complete.
		Conversions can begin a programmed delay after the start-of-conversion signal.
		The ADC0 Burst Mode Power-Up time is programmed according to the following
		equation:
		$ADOPWR = \frac{Tstartup}{400ns} - 1$
		or
		Tstartup = (AD0PWR + 1)400ns
		<b>Note:</b> Setting AD0PWR to 0x04 provides a typical tracking time of 2 us for the first sample taken after the start of conversion.



## SFR Definition 8.3. SP: Stack Pointer

Bit	7	6	5	4	3	2	1	0	
Name	me SP[7:0]								
Туре				R/	W				
Reset	0	0	0	0	0	1	1	1	
SFR Page = All Pages; SFR Address = 0x81									

Bit	Name	Function
7:0	SP[7:0]	<b>Stack Pointer.</b> The Stack Pointer holds the location of the top of the stack. The stack pointer is incre-
		mented before every PUSH operation. The SP register defaults to 0x07 after reset.

## SFR Definition 8.4. ACC: Accumulator

Bit	7	6	5	4	3	2	1	0	
Name	ACC[7:0]								
Туре	R/W								
Reset         0									
SER Page – All Pages: SER Address – 0xE0: Bit-Addressable									

SFR Page = All Pages; SFR Address = 0xE0; Bit-Addressable

Bit	Name	Function
7:0	ACC[7:0]	Accumulator.
		This register is the accumulator for arithmetic operations.

## SFR Definition 8.5. B: B Register

Bit	7	6	5	4	3	2	1	0
Name	B[7:0]							
Туре	R/W							
Reset	0	0	0	0	0	0	0	0

SFR Page = All Pages; SFR Address = 0xF0; Bit-Addressable

E	Bit	Name	Function				
7	7:0	B[7:0]	B Register.				
			This register serves as a second accumulator for certain arithmetic operations.				



Internal Address	IFBANK=0	IFBANK=1	IFBANK=2	IFBANK=3
0 xFFFF	Bank0	Bank1	Bank2	Bank3
0x 8000				
0x7FFF	Bank0	Bank0	Bank0	Bank0
0x 0000				

## Figure 9.3. Address Memory Map for Instruction Fetches



## SFR Definition 10.1. EMI0CN: External Memory Interface Control

Bit	7	6	5	4	3	2	1	0
Name		PGSEL[7:0]						
Туре				R/	W			
Reset	0	0	0	0	0	0	0	0

#### SFR Page = 0x0; SFR Address = 0xAA

Bit	Name	Function
7:0	PGSEL[7:0]	XRAM Page Select Bits.
		The XRAM Page Select Bits provide the high byte of the 16-bit external data memory
		address when using an 8-bit MOVX command, effectively selecting a 256-byte page of
		RAM.
		0x00: 0x0000 to 0x00FF
		0x01: 0x0100 to 0x01FF
		0xFE: 0xFE00 to 0xFEFF
		0xFF: 0xFF00 to 0xFFFF






Figure 11.1. DMA0 Block Diagram

## 11.1. DMA0 Architecture

The first step in configuring a DMA0 channel is to select the desired channel for data transfer using DMA0-SEL[2:0] bits (DMA0SEL). After setting the DMA0 channel, firmware can address channel-specific registers such as DMA0NCF, DMA0NBAH/L, DMA0NAOH/L, and DMA0NSZH/L. Once firmware selects a channel, the subsequent SFR configuration applies to the DMA0 transfer of that selected channel.

Each DMA0 channel consists of an SFR assigning the channel to a peripheral, a channel control register and a set of SFRs that describe XRAM and SFR addresses to be used during data transfer (See Figure 11.1). The peripheral assignment bits of DMA0nCF select one of the eight data transfer functions. The selected channel can choose the desired function by writing to the PERIPH[2:0] bits (DMA0NCF[2:0]).

The control register DMA0NCF of each channel configures the endian-ness of the data in XRAM, stall enable, full-length interrupt enable and mid-point interrupt enable. When a channel is stalled by setting the STALL bit (DMA0NCF.5), DMA0 transfers in progress will not be aborted, but new DMA0 transfers will be blocked until the stall status of the channel is reset. After the stall bit is set, software should poll the corresponding DMA0BUSY to verify that there are no more DMA transfers for that channel.

The memory interface configuration SFRs of a channel define the linear region of XRAM involved in the transfer through a 12-bit base address register DMA0NBAH:L, a 10-bit address offset register DMA0NAOH:L and a 10-bit data transfer size DMA0NSZH:L. The effective memory address is the address involved in the current DMA0 transaction.

#### Effective Memory Address = Base Address + Address Offset

The address offset serves as byte counter. The address offset should be always less than data transfer length. The address offset increments by one after each byte transferred. For DMA0 configuration of any channel, address offsets of active channels should be reset to 0 before DMA0 transfers occur.



## SFR Definition 17.3. EIE1: Extended Interrupt Enable 1

Bit	7	6	5	4	3	2	1	0
Name	ET3	ECP1	ECP0	EPCA0	EADC0	EWADC0	ERTC0A	ESMB0
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

SFR Page = All Pages; SFR Address = 0xE6

Bit	Name	Function
7	ET3	<ul> <li>Enable Timer 3 Interrupt.</li> <li>This bit sets the masking of the Timer 3 interrupt.</li> <li>0: Disable Timer 3 interrupts.</li> <li>1: Enable interrupt requests generated by the TF3L or TF3H flags.</li> </ul>
6	ECP1	<ul> <li>Enable Comparator1 (CP1) Interrupt.</li> <li>This bit sets the masking of the CP1 interrupt.</li> <li>0: Disable CP1 interrupts.</li> <li>1: Enable interrupt requests generated by the CP1RIF or CP1FIF flags.</li> </ul>
5	ECP0	<ul> <li>Enable Comparator0 (CP0) Interrupt.</li> <li>This bit sets the masking of the CP0 interrupt.</li> <li>0: Disable CP0 interrupts.</li> <li>1: Enable interrupt requests generated by the CP0RIF or CP0FIF flags.</li> </ul>
4	EPCA0	<ul> <li>Enable Programmable Counter Array (PCA0) Interrupt.</li> <li>This bit sets the masking of the PCA0 interrupts.</li> <li>0: Disable all PCA0 interrupts.</li> <li>1: Enable interrupt requests generated by PCA0.</li> </ul>
3	EADC0	<ul> <li>Enable ADC0 Conversion Complete Interrupt.</li> <li>This bit sets the masking of the ADC0 Conversion Complete interrupt.</li> <li>0: Disable ADC0 Conversion Complete interrupt.</li> <li>1: Enable interrupt requests generated by the AD0INT flag.</li> </ul>
2	EWADC0	<ul> <li>Enable Window Comparison ADC0 Interrupt.</li> <li>This bit sets the masking of ADC0 Window Comparison interrupt.</li> <li>0: Disable ADC0 Window Comparison interrupt.</li> <li>1: Enable interrupt requests generated by ADC0 Window Compare flag (AD0WINT).</li> </ul>
1	ERTC0A	Enable SmaRTClock Alarm Interrupts. This bit sets the masking of the SmaRTClock Alarm interrupt. 0: Disable SmaRTClock Alarm interrupts. 1: Enable interrupt requests generated by a SmaRTClock Alarm.
0	ESMB0	Enable SMBus (SMB0) Interrupt. This bit sets the masking of the SMB0 interrupt. 0: Disable all SMB0 interrupts. 1: Enable interrupt requests generated by SMB0.



The level of flash security depends on the flash access method. The three flash access methods that can be restricted are reads, writes, and erases from the C2 debug interface, user firmware executing on unlocked pages, and user firmware executing on locked pages. Table 18.1 summarizes the flash security features of the C8051F96x devices.

Action	C2 Debug	User Firmware e	executing from:
	Interface	an unlocked page	a locked page
Read, Write or Erase unlocked pages (except page with Lock Byte)	Permitted	Permitted	Permitted
Read, Write or Erase locked pages (except page with Lock Byte)	Not Permitted	Flash Error Reset	Permitted
Read or Write page containing Lock Byte (if no pages are locked)	Permitted	Permitted	Permitted
Read or Write page containing Lock Byte (if any page is locked)	Not Permitted	Flash Error Reset	Permitted
Read contents of Lock Byte (if no pages are locked)	Permitted	Permitted	Permitted
Read contents of Lock Byte (if any page is locked)	Not Permitted	Flash Error Reset	Permitted
Erase page containing Lock Byte (if no pages are locked)	Permitted	Flash Error Reset	Flash Error Reset
Erase page containing Lock Byte—Unlock all pages (if any page is locked)	C2 Device Erase Only	Flash Error Reset	Flash Error Reset
Lock additional pages (change 1s to 0s in the Lock Byte)	Not Permitted	Flash Error Reset	Flash Error Reset
Unlock individual pages (change 0s to 1s in the Lock Byte)	Not Permitted	Flash Error Reset	Flash Error Reset
Read, Write or Erase Reserved Area	Not Permitted	Flash Error Reset	Flash Error Reset

Table 18.1.	Flash	Security	Summarv
	1 10011	occurry	Gammary

C2 Device Erase—Erases all flash pages including the page containing the Lock Byte.

Flash Error Reset—Not permitted; Causes Flash Error Device Reset (FERROR bit in RSTSRC is '1' after reset).

- All prohibited operations that are performed via the C2 interface are ignored (do not cause device reset).

- Locking any flash page also locks the page containing the Lock Byte.

- Once written to, the Lock Byte cannot be modified except by performing a C2 Device Erase.

- If user code writes to the Lock Byte, the Lock does not take effect until the next device reset.



## 18.6. Minimizing Flash Read Current

The flash memory in the C8051F96x devices is responsible for a substantial portion of the total digital supply current when the device is executing code. Below are suggestions to minimize flash read current.

- 1. Use idle, low power idle, suspend, or sleep modes while waiting for an interrupt, rather than polling the interrupt flag. Idle mode and low power idle mode is particularly well-suited for use in implementing short pauses, since the wake-up time is no more than three system clock cycles. See the Power Management chapter for details on the various low-power operating modes.
- 2. The flash memory is organized in 4-byte words starting with a byte with address ending in 00b and ending with a byte with address ending in 11b. A 4-byte pre-fetch buffer is used to read 4 bytes of flash in a single read operation. Short loops that straddle word boundaries or have an instruction byte with address ending in 11b should be avoided when possible. If a loop executes in 20 or more clock cycles, any resulting increase in operating current due to mis-alignment will be negligible.
- 3. To minimize the power consumption of small loops, it is best to locate them such that the number of 4-byte words to be fetched from flash is minimized. Consider a 2-byte, 3-cycle loop (e.g., SJMP \$, or while(1);). The flash read current of such a loop will be minimized if both address bytes are contained in the first 3 bytes of a single 4-byte word. Such a loop should be manually located at an address ending in 00b or the number of bytes in the loop should be increased (by padding with NOP instructions) in order to minimize flash read current.



#### 19.5. Suspend Mode

Setting the Suspend Mode Select bit (PMU0CF.6) causes the system clock to be gated off and all internal oscillators disabled. The system clock source must be set to the low power internal oscillator or the precision oscillator prior to entering Suspend Mode. All digital logic (timers, communication peripherals, interrupts, CPU, etc.) stops functioning until one of the enabled wake-up sources occurs.

The following wake-up sources can be configured to wake the device from Suspend Mode:

- Pulse Counter Count Reached Event
- VBAT Monitor (part of LCD logic)
- SmaRTClock Oscillator Fail
- SmaRTClock Alarm
- Port Match Event
- Comparator0 Rising Edge
- **Note:** Upon wake-up from suspend mode, PMU0 requires two system clocks in order to update the PMU0CF wakeup flags. All flags will read back a value of '0' during the first two system clocks following a wake-up from suspend mode.

In addition, a noise glitch on  $\overline{RST}$  that is not long enough to reset the device will cause the device to exit suspend. In order for the MCU to respond to the pin reset event, software must not place the device back into suspend mode for a period of 15 µs. The PMU0CF register may be checked to determine if the wake-up was due to a falling edge on the /RST pin. If the wake-up source is not due to a falling edge on  $\overline{RST}$ , there is no time restriction on how soon software may place the device back into suspend mode. A 4.7 kW pullup resistor to VDD is recommend for RST to prevent noise glitches from waking the device.

#### 19.6. Sleep Mode

Setting the Sleep Mode Select bit (PMU0CF.7) turns off the internal 1.8 V regulator (VREG0) and switches the power supply of all on-chip RAM to the VBAT pin (see Figure 19.1). Power to most digital logic on the chip is disconnected; only PMU0, LCD, Power Select Switch, Pulse Counter, and the SmaRTClock remain powered. Analog peripherals remain powered; however, only the Comparators remain functional when the device enters Sleep Mode. All other analog peripherals (ADC0, IREF0, External Oscillator, etc.) should be disabled prior to entering Sleep Mode. The system clock source must be set to the low power internal oscillator or the precision oscillator prior to entering Sleep Mode.

GPIO pins configured as digital outputs will retain their output state during sleep mode. In two-cell mode, they will maintain the same current drive capability in sleep mode as they have in normal mode.

GPIO pins configured as digital inputs can be used during sleep mode as wakeup sources using the port match feature. In two-cell mode, they will maintain the same input level specs in sleep mode as they have in normal mode.

'C8051F96x devices support a wakeup request for external devices. Upon exit from sleep mode, the wakeup request signal is driven low, allowing other devices in the system to wake up from their low power modes.

RAM and SFR register contents are preserved in sleep mode as long as the voltage on VBAT does not fall below V<sub>POR</sub>. The PC counter and all other volatile state information is preserved allowing the device to resume code execution upon waking up from Sleep mode.



## SFR Definition 20.4. DC0RDY: DC-DC Converter Ready Indicator

Bit	7	6	5	4	3	2	1	0
Name	RDYH	RDYL		Reserved				
Туре	R	R						
Reset	0	0	0	1	1	1	1	1

#### SFR Page = 0x2; SFR Address = 0xFD

Bit	Name	Function
7	RDYH	DC0 Ready Indicator (High Threshold).
		Indicates when VDC is 100 mV higher than the target output value.
		0: VDC pin voltage is less than the DC0 High Threshold.
		1: VDC pin voltage is higher than the DC0 High Threshold.
6	RDYL	DC0 Ready Indicator (Low Threshold).
		Indicates when VDC is 100 mV lower than the target output value.
		0: VDC pin voltage is less than the DC0 Low Threshold.
		1: VDC pin voltage is higher than the DC0 Low Threshold.
5:0	Reserved	Read = 011111b; Must write 011111b.

## 20.9. DC-DC Converter Specifications

See Table 4.20 on page 77 for a detailed listing of dc-dc converter specifications.



#### 22.2. Power-Fail Reset

C8051F96x devices have two Active Mode Supply Monitors that can hold the system in reset if the supply voltage drops below  $V_{RST}$ . The first of the two identical supply monitors is connected to the output of the supply select switch (which chooses the VBAT or VDC pin as the source of the digital supply voltage) and is enabled and selected as a reset source after each power-on or power-fail reset. This supply monitor will be referred to as the digital supply monitor. The second supply monitor is connected directly to the VBAT pin and is disabled after each power-on or power-fail reset. This supply monitor will be referred to as the analog supply monitor. The analog supply monitor should be enabled any time the supply select switch is set to the VDC pin to ensure that the VBAT supply does not drop below  $V_{RST}$ .

When enabled and selected as a reset source, any power down transition or power irregularity that causes the monitored supply voltage to drop below  $V_{RST}$  will cause the RST pin to be driven low and the CIP-51 will be held in a reset state (see Figure 22.2). When the supply voltage returns to a level above  $V_{RST}$ , the CIP-51 will be released from the reset state.

After a power-fail reset, the PORSF flag reads 1, the contents of RAM are invalid, and the digital supply monitor is enabled and selected as a reset source. The enable state of either supply monitor and its selection as a reset source is only altered by power-on and power-fail resets. For example, if the supply monitor is de-selected as a reset source and disabled by software, then a software reset is performed, the supply monitor will remain disabled and de-selected after the reset.

In battery-operated systems, the contents of RAM can be preserved near the end of the battery's usable life if the device is placed in Sleep Mode prior to a power-fail reset occurring. When the device is in Sleep Mode, the power-fail reset is automatically disabled, both active mode supply monitors are turned off, and the contents of RAM are preserved as long as the supply does not fall below  $V_{POR}$ . A large capacitor can be used to hold the power supply voltage above  $V_{POR}$  while the user is replacing the battery. Upon waking from Sleep mode, the enable and reset source select state of the  $V_{DD}$  supply monitor are restored to the value last set by the user.

To allow software early notification that a power failure is about to occur, the VDDOK bit is cleared when the supply falls below the  $V_{WARN}$  threshold. The VDDOK bit can be configured to generate an interrupt. Each of the active mode supply montiors have their independent VDDOK and  $V_{WARN}$  flags. See Section "17. Interrupt Handler" on page 232 for more details.

**Important Note:** To protect the integrity of Flash contents, **the active mode supply monitor(s) must be enabled and selected as a reset source if software contains routines which erase or write Flash memory.** If the digital supply monitor is not enabled, any erase or write performed on Flash memory will cause a Flash Error device reset.



## Internal Register Definition 24.7. RTC0CF: SmaRTClock Configuration

Bit	7	6	5	4	3	2	1	0	
Nam	e	ALRM2	ALRM1	ALRM0	AUTORST	RTC2EN	RTC1EN	RTC0EN	
Туре	R/W	R/W R/W R/W R/W R/W R/W R/W						R/W	
Rese	et 0	0	0	0	0	0	0	0	
SmaR	TClock Add	ress = $0x07$		•					
Bit	Name				Function				
7	Reserved	Read = 0b; M	ust write 0b.						
6	ALRM2	Event Flag for							
		This bit must 0: An Alarm 2						d	
		1: An Alarm 2				i unie uie na	y was cleare	u.	
5	ALRM1	Event Flag for	or Alarm 1.						
		This bit must		•	•				
		0: An Alarm 1 1: An Alarm 1			since the last	time the fla	g was cleare	ed.	
4	ALRM0	Event Flag for							
		This bit must	be cleared b						
		0: An Alarm 0 1: An Alarm 0			since the last	time the fla	g was cleare	ed.	
3	AUTOPST	Auto Reset E		icculeu.					
3	AUTORST	Enables the A		unction to cle	ear the count	er when an	Alarm 0 ever	nt occurs.	
		0: Auto Reset	is disabled						
		1: Auto Reset							
2	RTC2EN	Alarm 2 Enal							
		1: Alarm 2 is							
1	RTC1EN	Alarm 1 Enal	ole.						
			0: Alarm 1 is disabled.						
		1: Alarm 1 is							
0	RTC0EN	Alarm 0 Enal							
		0: Alarm 0 is 1: Alarm 0 is							
		1. Alaini 0 15							



## C8051F96x



wise, then the counter clockwise counter 1 value represents the cumulative back-flow. Firmware may use the back-flow counter with the corresponding comparator to implement a back-flow alarm. The clock-wise sequence is (LL-HL-HH-LH), and the counter clock-wise sequence is (LL-LH-HH-HL). (For this sequence LH means PC1 = Low and PC0 = High.)

Firmware cannot write to the counters. The counters are reset when PC0MD is written and have their counting enabled when the PC0MD[7:6] mode bits are set to either single, dual, or quadrature modes. The counters only increment and will roll over to 0x000000 after reaching 0xFFFFFF. For single mode, the PC0 input connects to counter 0. In dual mode, the PC0 input connects to counter 0 while the PC1 input connects to counter 1. In Quadrature mode, clock-wise counts are sent to counter 0 while counter clock-wise counts are sent to counter 1.

## 25.2. Reed Switch Types

The Pulse Counter works with both Form-A and Form-C reed switches. A Form-A switch is a Normally-Open Single-Pole Single-Throw (NO SPST) switch. A Form-C reed switch is a Single-Pole Double-Throw (SPDT) switch. Figure 25.3 illustrates some of the common reed switch configurations for a single-channel meter.

The Form-A switch requires a pull-up resistor. The energy used by the pull-up resistor may be a substantial portion of the energy budget. To minimize energy usage, the Pulse Counter has a programmable pull-up resistance and an automatic calibration engine. The calibration engine can automatically determine the smallest usable pull-up strength setting. A Form-C switch does not require a pull-up resistor and will provide a lower power solution. However, the Form-C switches are more expensive and require an additional wire for VBAT.




Figure 25.3. Reed Switch Configurations



## SFR Definition 25.5. PC0DCH: PC0 Debounce Configuration High

Bit	7	6	5	4	3	2	1	0
Name		PC0DCH[7:0]						
Туре				R/	W			
Reset	0	0	0	0	0	1	0	0

SFR Address = 0xFA; SFR Page = 0x2

Bit	Name	Function
7:0	PC0DCH[7:0]	Pulse Counter Debounce High
		Number of cumulative good samples seen by the integrator before recogniz- ing the input as high. Sampling a low will decrement the count while sam- pling a high will increment the count. The actual value used is PC0DCH plus one. Switch bounce produces a random looking signal. The worst case would be to bounce low at each sample point and not start incrementing the integrator until the switch bounce settled. Therefore, minimum pulse width should account for twice the debounce time. For example, using a sample rate of 250 $\mu$ s and a PC0DCH value of 0x13 will look for 20 cumulative highs before recognizing the input as high (250 $\mu$ s x (16+3+1) = 5 ms).



## SFR Definition 27.34. P5DRV: Port5 Drive Strength

Bit	7	6	5	4	3	2	1	0
Name		P5DRV[7:0]						
Туре				R/	W			
Reset	0	0	0	0	0	0	0	0

SFR Page = 0xF; SFR Address = 0xA3

Bit	Name	Function				
7:0	P5DRV[7:0]	Drive Strength Configuration Bits for P5.7–P5.0 (respectively).				
		Configures digital I/O Port cells to high or low output drive strength. 0: Corresponding P5.n Output has low output drive strength. 1: Corresponding P5.n Output has high output drive strength.				

## SFR Definition 27.35. P6: Port6

Bit	7	6	5	4	3	2	1	0
Name	P6[7:0]							
Туре	R/W							
Reset	1	1	1	1	1	1	1	1

SFR Page = 0xF; SFR Address = 0xDB

Bit	Name	Description	Write	Read
7:0		Sets the Port latch logic	0: Set output latch to logic LOW. 1: Set output latch to logic HIGH.	LOW.



## C8051F96x



### 32.2. Timer 2

Timer 2 is a 16-bit timer formed by two 8-bit SFRs: TMR2L (low byte) and TMR2H (high byte). Timer 2 may operate in 16-bit auto-reload mode or (split) 8-bit auto-reload mode. The T2SPLIT bit (TMR2CN.3) defines the Timer 2 operation mode. Timer 2 can also be used in Capture Mode to measure the SmaRTClock or the Comparator 0 period with respect to another oscillator. The ability to measure the Comparator 0 period with respect to the system clock is makes using Touch Sense Switches very easy.

Timer 2 may be clocked by the system clock, the system clock divided by 12, SmaRTClock divided by 8, or Comparator 0 output. Note that the SmaRTClock divided by 8 and Comparator 0 output is synchronized with the system clock.

#### 32.2.1. 16-bit Timer with Auto-Reload

When T2SPLIT (TMR2CN.3) is zero, Timer 2 operates as a 16-bit timer with auto-reload. Timer 2 can be clocked by SYSCLK, SYSCLK divided by 12, SmaRTClock divided by 8, or Comparator 0 output. As the 16-bit timer register increments and overflows from 0xFFFF to 0x0000, the 16-bit value in the Timer 2 reload registers (TMR2RLH and TMR2RLL) is loaded into the Timer 2 register as shown in Figure 32.4, and the Timer 2 High Byte Overflow Flag (TMR2CN.7) is set. If Timer 2 interrupts are enabled (if IE.5 is set), an interrupt will be generated on each Timer 2 overflow. Additionally, if Timer 2 interrupts are enabled and the TF2LEN bit is set (TMR2CN.5), an interrupt will be generated each time the lower 8 bits (TMR2L) overflow from 0xFF to 0x00.




Figure 32.4. Timer 2 16-Bit Mode Block Diagram

