



Welcome to [E-XFL.COM](#)


### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                                                             |
|----------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Active                                                                                                                                                      |
| Core Processor             | ARM® Cortex®-M4                                                                                                                                             |
| Core Size                  | 32-Bit Single-Core                                                                                                                                          |
| Speed                      | 168MHz                                                                                                                                                      |
| Connectivity               | CANbus, I <sup>2</sup> C, SPI, UART/USART                                                                                                                   |
| Peripherals                | DMA, LVD, POR, PWM, WDT                                                                                                                                     |
| Number of I/O              | 48                                                                                                                                                          |
| Program Memory Size        | 256KB (256K x 8)                                                                                                                                            |
| Program Memory Type        | FLASH                                                                                                                                                       |
| EEPROM Size                | -                                                                                                                                                           |
| RAM Size                   | 32K x 8                                                                                                                                                     |
| Voltage - Supply (Vcc/Vdd) | 1.71V ~ 3.6V                                                                                                                                                |
| Data Converters            | A/D 29x12b                                                                                                                                                  |
| Oscillator Type            | Internal                                                                                                                                                    |
| Operating Temperature      | -40°C ~ 105°C (TA)                                                                                                                                          |
| Mounting Type              | Surface Mount                                                                                                                                               |
| Package / Case             | 64-LQFP                                                                                                                                                     |
| Supplier Device Package    | 64-LQFP (10x10)                                                                                                                                             |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/nxp-semiconductors/mkv42f256vlh16">https://www.e-xfl.com/product-detail/nxp-semiconductors/mkv42f256vlh16</a> |



**Figure 1. KV4x block diagram**

**Table 5. Power mode transition operating behaviors**

| Symbol    | Description                                                                                                                                                        | Min. | Typ. | Max. | Unit    | Notes |
|-----------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|------|------|------|---------|-------|
| $t_{POR}$ | After a POR event, amount of time from the point $V_{DD}$ reaches 1.71 V to execution of the first instruction across the operating temperature range of the chip. | —    | —    | 300  | $\mu s$ |       |
|           | • VLLS0 → RUN                                                                                                                                                      | —    | —    | 173  | $\mu s$ |       |
|           | • VLLS1 → RUN                                                                                                                                                      | —    | —    | 172  | $\mu s$ |       |
|           | • VLLS2 → RUN                                                                                                                                                      | —    | —    | 96   | $\mu s$ |       |
|           | • VLLS3 → RUN                                                                                                                                                      | —    | —    | 96   | $\mu s$ |       |
|           | • VLPS → RUN                                                                                                                                                       | —    | —    | 5.4  | $\mu s$ |       |
|           | • STOP → RUN                                                                                                                                                       | —    | —    | 5.4  | $\mu s$ |       |

## 2.2.5 Power consumption operating behaviors

### NOTE

The maximum values represent characterized results equivalent to the mean plus three times the standard deviation (mean+3 $\sigma$ )

**Table 6. Power consumption operating behaviors (All IDD's are Target values)**

| Symbol        | Description                                                                                 | Min. | Typ. | Max. | Unit | Notes                     |
|---------------|---------------------------------------------------------------------------------------------|------|------|------|------|---------------------------|
| $I_{DD\_RUN}$ | Run mode current — all peripheral clocks disabled, code executing from flash, excludes IDDA |      |      |      |      | Core frequency of 25 MHz. |
|               | • @ 1.8V                                                                                    | —    | 6.8  | 17.2 | mA   |                           |
|               | • @ 3.0V                                                                                    | —    | 6.9  | 17.4 | mA   |                           |
| $I_{DD\_RUN}$ | Run mode current — all peripheral clocks disabled, code executing from flash, excludes IDDA |      |      |      |      | Core frequency of 50 MHz. |
|               | • @ 1.8V                                                                                    |      |      |      |      |                           |
|               | • @ 3.0V                                                                                    | —    | 9.9  | 19.7 | mA   |                           |

Table continues on the next page...

**Table 6. Power consumption operating behaviors (All IDD's are Target values) (continued)**

| Symbol                 | Description                                                                                                                                                                           | Min. | Typ. | Max. | Unit | Notes |
|------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------|------|------|------|-------|
|                        | <ul style="list-style-type: none"> <li>• @ -40 to 25°C</li> <li>• @ 70°C</li> <li>• @ 105°C</li> </ul>                                                                                | —    | 2.7  | 3.3  | μA   |       |
|                        |                                                                                                                                                                                       | —    | 6.6  | 12.2 | μA   |       |
|                        |                                                                                                                                                                                       | —    | 25.9 | 50.5 | μA   |       |
| I <sub>DD_VLLS1</sub>  | Very low-leakage stop mode 1 current at 3.0 V <ul style="list-style-type: none"> <li>• @ -40 to 25°C</li> <li>• @ 70°C</li> <li>• @ 105°C</li> </ul>                                  | —    | 740  | 1200 | nA   |       |
|                        |                                                                                                                                                                                       | —    | 2.5  | 10.6 | μA   |       |
|                        |                                                                                                                                                                                       | —    | 11.1 | 26.5 | μA   |       |
| I <sub>DD_VLLS0B</sub> | Very low-leakage stop mode 0 current at 3.0 V with POR detect circuit enabled <ul style="list-style-type: none"> <li>• @ -40 to 25°C</li> <li>• @ 70°C</li> <li>• @ 105°C</li> </ul>  | —    | 420  | 832  | nA   |       |
|                        |                                                                                                                                                                                       | —    | 1.9  | 9.4  | μA   |       |
|                        |                                                                                                                                                                                       | —    | 10.8 | 26.3 | μA   |       |
| I <sub>DD_VLLS0A</sub> | Very low-leakage stop mode 0 current at 3.0 V with POR detect circuit disabled <ul style="list-style-type: none"> <li>• @ -40 to 25°C</li> <li>• @ 70°C</li> <li>• @ 105°C</li> </ul> | —    | 200  | 599  | nA   |       |
|                        |                                                                                                                                                                                       | —    | 1.8  | 10.5 | μA   |       |
|                        |                                                                                                                                                                                       | —    | 10.8 | 26.3 | μA   |       |

**Table 7. Low power mode peripheral adders — typical value**

| Symbol                     | Description                                                                                                                                        | Temperature (°C) |     |     |     |     |     | Unit |
|----------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------|------------------|-----|-----|-----|-----|-----|------|
|                            |                                                                                                                                                    | -40              | 25  | 50  | 70  | 85  | 105 |      |
| I <sub>IREFSTEN4MHZ</sub>  | 4 MHz internal reference clock (IRC) adder. Measured by entering STOP or VLPS mode with 4 MHz IRC enabled.                                         | 56               | 56  | 56  | 56  | 56  | 56  | μA   |
| I <sub>IREFSTEN32KHz</sub> | 32 kHz internal reference clock (IRC) adder. Measured by entering STOP mode with the 32 kHz IRC enabled.                                           | 52               | 52  | 52  | 52  | 52  | 52  | μA   |
| I <sub>IREFSTEN4MHZ</sub>  | External 4 MHz crystal clock adder. Measured by entering STOP or VLPS mode with the crystal enabled.                                               | 206              | 228 | 237 | 245 | 251 | 258 | uA   |
| I <sub>IREFSTEN32KHz</sub> | External 32 kHz crystal clock adder by means of the OSC0_CR[EREFSSTEN and EREFSTEN] bits. Measured by entering all modes with the crystal enabled. |                  |     |     |     |     |     | nA   |
|                            | VLLS1                                                                                                                                              |                  |     |     |     |     |     |      |
|                            | VLLS3                                                                                                                                              | 440              | 490 | 540 | 560 | 570 | 580 |      |
|                            | VLPS                                                                                                                                               | 440              | 490 | 540 | 560 | 570 | 580 |      |
|                            | STOP                                                                                                                                               | 510              | 560 | 560 | 560 | 610 | 680 |      |

Table continues on the next page...

## General

1. Determined according to IEC Standard 61967-1, *Integrated Circuits - Measurement of Electromagnetic Emissions, 150 kHz to 1 GHz Part 1: General Conditions and Definitions* and IEC Standard 61967-2, *Integrated Circuits - Measurement of Electromagnetic Emissions, 150 kHz to 1 GHz Part 2: Measurement of Radiated Emissions—TEM Cell and Wideband TEM Cell Method*. Measurements were made while the microcontroller was running basic application code. The reported emission level is the value of the maximum measured emission, rounded up to the next whole number, from among the measured orientations in each frequency range.
2.  $V_{DD} = 3.3\text{ V}$ ,  $T_A = 25\text{ }^{\circ}\text{C}$ ,  $f_{OSC} = 10\text{ MHz}$  (crystal),  $f_{SYS} = 75\text{ MHz}$ ,  $f_{BUS} = 25\text{ MHz}$
3. Specified according to Annex D of IEC Standard 61967-2, *Measurement of Radiated Emissions—TEM Cell and Wideband TEM Cell Method*

## 2.2.7 Designing with radiated emissions in mind

To find application notes that provide guidance on designing your system to minimize interference from radiated emissions:

1. Go to [www.nxp.com](http://www.nxp.com).
2. Perform a keyword search for “EMC design.”

## 2.2.8 Capacitance attributes

Table 9. Capacitance attributes

| Symbol      | Description                     | Min. | Max. | Unit |
|-------------|---------------------------------|------|------|------|
| $C_{IN\_A}$ | Input capacitance: analog pins  | —    | 7    | pF   |
| $C_{IN\_D}$ | Input capacitance: digital pins | —    | 7    | pF   |

## 2.3 Switching specifications

### 2.3.1 Typical device clock specifications

Table 10. Typical device clock specifications

| Symbol              | Description           | Min. | Max. | Unit | Notes |
|---------------------|-----------------------|------|------|------|-------|
| High Speed RUN mode |                       |      |      |      |       |
| $f_{SYS}$           | System and core clock | —    | 168  | MHz  |       |
| $f_{BUS}$           | Bus and Flash clock   | —    | 24   | MHz  |       |
| $f_{FPC}$           | Fast peripheral clock | —    | 84   | MHz  |       |
| $f_{NANO}$          | Nano-edge clock       | —    | 168  | MHz  |       |
| Normal run mode     |                       |      |      |      |       |
| $f_{SYS}$           | System and core clock | —    | 100  | MHz  |       |
| $f_{BUS}$           | Bus and Flash clock   | —    | 25   | MHz  |       |

Table continues on the next page...

**Table 10. Typical device clock specifications (continued)**

| Symbol             | Description           | Min. | Max. | Unit | Notes |
|--------------------|-----------------------|------|------|------|-------|
| f <sub>FPCK</sub>  | Fast peripheral clock | —    | 100  | MHz  |       |
| f <sub>NANO</sub>  | Nano-edge clock       | —    | 200  | MHz  |       |
| Low Speed RUN mode |                       |      |      |      |       |
| f <sub>SYS</sub>   | System and core clock | —    | 50   | MHz  |       |
| f <sub>BUS</sub>   | Bus and Flash clock   | —    | 25   | MHz  |       |
| f <sub>FPCK</sub>  | Fast peripheral clock | —    | 100  | MHz  |       |
| f <sub>NANO</sub>  | Nano-edge clock       | —    | 200  | MHz  |       |

**NOTE**

When NaneEdge circuit is enabled, the following clock set must be followed:

1. NanoEdge clock source must be from the PLL output
2. NanoEdge clock must be 2x the fast peripheral clock
3. NanoEdge clock must in the range of 164 Mhz ~232 Mhz

**2.3.2 General switching specifications**

These general purpose specifications apply to all signals configured for GPIO, UART, and I<sup>2</sup>C signals.

**Table 11. General switching specifications**


| Symbol | Description                                                                        | Min. | Max. | Unit             | Notes |
|--------|------------------------------------------------------------------------------------|------|------|------------------|-------|
|        | GPIO pin interrupt pulse width (digital glitch filter disabled) — Synchronous path | 1.5  | —    | Bus clock cycles | 1     |
|        | External RESET and NMI pin interrupt pulse width — Asynchronous path               | 100  | —    | ns               | 2     |
|        | GPIO pin interrupt pulse width — Asynchronous path                                 | 16   | —    | ns               | 2     |
|        | Port rise and fall time                                                            |      |      |                  | 3     |
|        | Fast slew rate                                                                     |      |      |                  |       |
|        | 1.71 ≤ VDD ≤ 2.7 V                                                                 | —    | 8    | ns               |       |
|        | 2.7 ≤ VDD ≤ 3.6 V                                                                  | —    | 7    | ns               |       |
|        | Port rise and fall time                                                            |      |      |                  |       |
|        | Slow slew rate                                                                     |      |      |                  |       |
|        | 1.71 ≤ VDD ≤ 2.7 V                                                                 | —    | 25   | ns               |       |
|        | 2.7 ≤ VDD ≤ 3.6 V                                                                  | —    | 15   | ns               |       |


**Table 16. JTAG limited voltage range electricals (continued)**

| Symbol | Description                                                 | Min. | Max. | Unit |
|--------|-------------------------------------------------------------|------|------|------|
| J11    | TCLK low to TDO data valid                                  | —    | 19   | ns   |
| J12    | TCLK low to TDO high-Z                                      | —    | 17   | ns   |
| J13    | $\overline{\text{TRST}}$ assert time                        | 100  | —    | ns   |
| J14    | $\overline{\text{TRST}}$ setup time (negation) to TCLK high | 8    | —    | ns   |

**Table 17. JTAG full voltage range electricals**

| Symbol | Description                                                                                                                                          | Min.             | Max.           | Unit           |
|--------|------------------------------------------------------------------------------------------------------------------------------------------------------|------------------|----------------|----------------|
|        | Operating voltage                                                                                                                                    | 1.71             | 3.6            | V              |
| J1     | TCLK frequency of operation <ul style="list-style-type: none"> <li>• Boundary Scan</li> <li>• JTAG and CJTAG</li> <li>• Serial Wire Debug</li> </ul> | 0<br>0<br>0      | 10<br>20<br>40 | MHz            |
| J2     | TCLK cycle period                                                                                                                                    | 1/J1             | —              | ns             |
| J3     | TCLK clock pulse width <ul style="list-style-type: none"> <li>• Boundary Scan</li> <li>• JTAG and CJTAG</li> <li>• Serial Wire Debug</li> </ul>      | 50<br>25<br>12.5 | —<br>—<br>—    | ns<br>ns<br>ns |
| J4     | TCLK rise and fall times                                                                                                                             | —                | 3              | ns             |
| J5     | Boundary scan input data setup time to TCLK rise                                                                                                     | 20               | —              | ns             |
| J6     | Boundary scan input data hold time after TCLK rise                                                                                                   | 2.0              | —              | ns             |
| J7     | TCLK low to boundary scan output data valid                                                                                                          | —                | 30.6           | ns             |
| J8     | TCLK low to boundary scan output high-Z                                                                                                              | —                | 25             | ns             |
| J9     | TMS, TDI input data setup time to TCLK rise                                                                                                          | 8                | —              | ns             |
| J10    | TMS, TDI input data hold time after TCLK rise                                                                                                        | 1.0              | —              | ns             |
| J11    | TCLK low to TDO data valid                                                                                                                           | —                | 19.0           | ns             |
| J12    | TCLK low to TDO high-Z                                                                                                                               | —                | 17.0           | ns             |
| J13    | $\overline{\text{TRST}}$ assert time                                                                                                                 | 100              | —              | ns             |
| J14    | $\overline{\text{TRST}}$ setup time (negation) to TCLK high                                                                                          | 8                | —              | ns             |

**Figure 9. Test clock input timing**

Figure 12.  $\overline{\text{TRST}}$  timing

## 3.2 System modules

There are no specifications necessary for the device's system modules.

## 3.3 Clock modules

### 3.3.1 MCG specifications

Table 18. MCG specifications

| Symbol                          | Description                                                                                                    | Min.                              | Typ.      | Max.      | Unit               | Notes |
|---------------------------------|----------------------------------------------------------------------------------------------------------------|-----------------------------------|-----------|-----------|--------------------|-------|
| $f_{\text{ints\_ft}}$           | Internal reference frequency (slow clock) — factory trimmed at nominal VDD and 25 °C                           | —                                 | 32.768    | —         | kHz                |       |
| $f_{\text{ints\_t}}$            | Internal reference frequency (slow clock) — user trimmed                                                       | 31.25                             | —         | 39.0625   | kHz                |       |
| $\Delta f_{\text{dco\_res\_t}}$ | Resolution of trimmed average DCO output frequency at fixed voltage and temperature — using SCTRIM and SCFTRIM | —                                 | $\pm 0.3$ | $\pm 0.6$ | $\%f_{\text{dco}}$ | 1     |
| $\Delta f_{\text{dco\_res\_t}}$ | Resolution of trimmed average DCO output frequency at fixed voltage and temperature — using SCTRIM only        | —                                 | $\pm 0.2$ | $\pm 0.5$ | $\%f_{\text{dco}}$ | 1     |
| $\Delta f_{\text{dco\_t}}$      | Total deviation of trimmed average DCO output frequency over voltage and temperature                           | —                                 | $\pm 0.5$ | $\pm 2$   | $\%f_{\text{dco}}$ | 1     |
| $\Delta f_{\text{dco\_t}}$      | Total deviation of trimmed average DCO output frequency over fixed voltage and temperature range of 0–70°C     | —                                 |           | $\pm 1$   | $\%f_{\text{dco}}$ | 1     |
| $f_{\text{intf\_ft}}$           | Internal reference frequency (fast clock) — factory trimmed at nominal VDD and 25°C                            | —                                 | 4         | —         | MHz                |       |
| $f_{\text{intf\_t}}$            | Internal reference frequency (fast clock) — user trimmed at nominal VDD and 25 °C                              | 3                                 | —         | 5         | MHz                |       |
| $f_{\text{loc\_low}}$           | Loss of external clock minimum frequency — RANGE = 00                                                          | $(3/5) \times f_{\text{ints\_t}}$ | —         | —         | kHz                |       |

Table continues on the next page...



**Table 18. MCG specifications (continued)**

| Symbol                        | Description                                                                                                                                                                |                                                       | Min.                            | Typ.      | Max.    | Unit     | Notes |
|-------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------------------|---------------------------------|-----------|---------|----------|-------|
| f <sub>loc_high</sub>         | Loss of external clock minimum frequency —<br>RANGE = 01, 10, or 11                                                                                                        |                                                       | (16/5) x<br>f <sub>ints_t</sub> | —         | —       | kHz      |       |
| FLL                           |                                                                                                                                                                            |                                                       |                                 |           |         |          |       |
| f <sub>fl_ref</sub>           | FLL reference frequency range                                                                                                                                              |                                                       | 31.25                           | —         | 39.0625 | kHz      |       |
| f <sub>dco</sub>              | DCO output<br>frequency range                                                                                                                                              | Low range (DRS=00)<br>640 × f <sub>fl_ref</sub>       | 20                              | 20.97     | 25      | MHz      | 2, 3  |
|                               |                                                                                                                                                                            | Mid range (DRS=01)<br>1280 × f <sub>fl_ref</sub>      | 40                              | 41.94     | 50      | MHz      |       |
|                               |                                                                                                                                                                            | Mid-high range (DRS=10)<br>1920 × f <sub>fl_ref</sub> | 60                              | 62.91     | 75      | MHz      |       |
|                               |                                                                                                                                                                            | High range (DRS=11)<br>2560 × f <sub>fl_ref</sub>     | 80                              | 83.89     | 100     | MHz      |       |
| f <sub>dco_t_DMX3<br/>2</sub> | DCO output<br>frequency                                                                                                                                                    | Low range (DRS=00)<br>732 × f <sub>fl_ref</sub>       | —                               | 23.99     | —       | MHz      | 4, 5  |
|                               |                                                                                                                                                                            | Mid range (DRS=01)<br>1464 × f <sub>fl_ref</sub>      | —                               | 47.97     | —       | MHz      |       |
|                               |                                                                                                                                                                            | Mid-high range (DRS=10)<br>2197 × f <sub>fl_ref</sub> | —                               | 71.99     | —       | MHz      |       |
|                               |                                                                                                                                                                            | High range (DRS=11)<br>2929 × f <sub>fl_ref</sub>     | —                               | 95.98     | —       | MHz      |       |
| J <sub>cyc_fl</sub>           | FLL period jitter                                                                                                                                                          |                                                       | —                               | 180       | —       | ps       |       |
|                               | <ul style="list-style-type: none"><li>f<sub>DCO</sub> = 48 MHz</li><li>f<sub>DCO</sub> = 98 MHz</li></ul>                                                                  |                                                       | —                               | 150       | —       |          |       |
| t <sub>fl_acquire</sub>       | FLL target frequency acquisition time                                                                                                                                      |                                                       | —                               | —         | 1       | ms       | 6     |
| PLL                           |                                                                                                                                                                            |                                                       |                                 |           |         |          |       |
| f <sub>pll_ref</sub>          | PLL reference frequency range                                                                                                                                              |                                                       | 8                               | —         | 16      | MHz      |       |
| f <sub>vcoclk_2x</sub>        | VCO output frequency                                                                                                                                                       |                                                       | 220                             | —         | 480     | MHz      |       |
| f <sub>vcoclk</sub>           | PLL output frequency                                                                                                                                                       |                                                       | 110                             | —         | 240     | MHz      |       |
| f <sub>vcoclk_90</sub>        | PLL quadrature output frequency                                                                                                                                            |                                                       | 110                             | —         | 240     | MHz      |       |
| I <sub>pll</sub>              | PLL operating current <ul style="list-style-type: none"><li>VCO @ 176 MHz (f<sub>osc_hi_1</sub> = 32 MHz,<br/>f<sub>pll_ref</sub> = 8 MHz, VDIV multiplier = 22)</li></ul> |                                                       | —                               | 2.8       | —       | mA       | 7     |
| I <sub>pll</sub>              | PLL operating current <ul style="list-style-type: none"><li>VCO @ 360 MHz (f<sub>osc_hi_1</sub> = 32 MHz,<br/>f<sub>pll_ref</sub> = 8 MHz, VDIV multiplier = 45)</li></ul> |                                                       | —                               | 4.7       | —       | mA       | 7     |
| J <sub>cyc_pll</sub>          | PLL period jitter (RMS)                                                                                                                                                    |                                                       |                                 |           |         |          | 8     |
|                               | <ul style="list-style-type: none"><li>f<sub>vco</sub> = 48 MHz</li><li>f<sub>vco</sub> = 120 MHz</li></ul>                                                                 |                                                       | —<br>—                          | 120<br>75 | —<br>—  | ps<br>ps |       |
| J <sub>acc_pll</sub>          | PLL accumulated jitter over 1μs (RMS)                                                                                                                                      |                                                       |                                 |           |         |          | 8     |

Table continues on the next page...

**Table 19. Oscillator DC electrical specifications (continued)**

| Symbol                       | Description                                                                                             | Min. | Typ.            | Max. | Unit | Notes |
|------------------------------|---------------------------------------------------------------------------------------------------------|------|-----------------|------|------|-------|
|                              | <ul style="list-style-type: none"> <li>8 MHz</li> <li>16 MHz</li> <li>24 MHz</li> <li>32 MHz</li> </ul> | —    | 500             | —    | μA   |       |
|                              |                                                                                                         | —    | 2.5             | —    | mA   |       |
|                              |                                                                                                         | —    | 3               | —    | mA   |       |
|                              |                                                                                                         | —    | 4               | —    | mA   |       |
| C <sub>x</sub>               | EXTAL load capacitance                                                                                  | —    | —               | —    |      | 2, 3  |
| C <sub>y</sub>               | XTAL load capacitance                                                                                   | —    | —               | —    |      | 2, 3  |
| R <sub>F</sub>               | Feedback resistor — low-frequency, low-power mode (HGO=0)                                               | —    | —               | —    | MΩ   | 2, 4  |
|                              | Feedback resistor — low-frequency, high-gain mode (HGO=1)                                               | —    | 10              | —    | MΩ   |       |
|                              | Feedback resistor — high-frequency, low-power mode (HGO=0)                                              | —    | —               | —    | MΩ   |       |
|                              | Feedback resistor — high-frequency, high-gain mode (HGO=1)                                              | —    | 1               | —    | MΩ   |       |
| R <sub>S</sub>               | Series resistor — low-frequency, low-power mode (HGO=0)                                                 | —    | —               | —    | kΩ   |       |
|                              | Series resistor — low-frequency, high-gain mode (HGO=1)                                                 | —    | 200             | —    | kΩ   |       |
|                              | Series resistor — high-frequency, low-power mode (HGO=0)                                                | —    | —               | —    | kΩ   |       |
|                              | Series resistor — high-frequency, high-gain mode (HGO=1)                                                | —    | 0               | —    | kΩ   |       |
| V <sub>pp</sub> <sup>5</sup> | Peak-to-peak amplitude of oscillation (oscillator mode) — low-frequency, low-power mode (HGO=0)         | —    | 0.6             | —    | V    |       |
|                              | Peak-to-peak amplitude of oscillation (oscillator mode) — low-frequency, high-gain mode (HGO=1)         | —    | V <sub>DD</sub> | —    | V    |       |
|                              | Peak-to-peak amplitude of oscillation (oscillator mode) — high-frequency, low-power mode (HGO=0)        | —    | 0.6             | —    | V    |       |
|                              | Peak-to-peak amplitude of oscillation (oscillator mode) — high-frequency, high-gain mode (HGO=1)        | —    | V <sub>DD</sub> | —    | V    |       |

1. V<sub>DD</sub>=3.3 V, Temperature =25 °C
2. See crystal or resonator manufacturer's recommendation
3. C<sub>x</sub>,C<sub>y</sub> can be provided by using the integrated capacitors when the low frequency oscillator (RANGE = 00) is used. For all other cases external capacitors must be used.
4. When low power mode is selected, R<sub>F</sub> is integrated and must not be attached externally.
5. The EXTAL and XTAL pins should only be connected to required oscillator components and must not be connected to any other devices.




Figure 15. Typical hysteresis vs. Vin level ( $V_{DD} = 3.3\text{ V}$ ,  $P_{MODE} = 1$ )

### 3.6.3 12-bit DAC electrical characteristics

#### 3.6.3.1 12-bit DAC operating requirements

Table 27. 12-bit DAC operating requirements

| Symbol     | Description             | Min. | Max. | Unit | Notes |
|------------|-------------------------|------|------|------|-------|
| $V_{DDA}$  | Supply voltage          | 1.71 | 3.6  | V    |       |
| $V_{DACR}$ | Reference voltage       | 1.13 | 3.6  | V    | 1     |
| $C_L$      | Output load capacitance | —    | 100  | pF   | 2     |
| $I_L$      | Output load current     | —    | 1    | mA   |       |

1. The DAC reference can be selected to be  $V_{DDA}$  or  $V_{REFH}$ .
2. A small load capacitance (47 pF) can improve the bandwidth performance of the DAC.

#### 3.6.3.2 12-bit DAC operating behaviors

Table 28. 12-bit DAC operating behaviors

| Symbol           | Description                                                | Min. | Typ. | Max. | Unit          | Notes |
|------------------|------------------------------------------------------------|------|------|------|---------------|-------|
| $I_{DDA\_DACLP}$ | Supply current — low-power mode                            | —    | —    | 330  | $\mu\text{A}$ |       |
| $I_{DDA\_DACHP}$ | Supply current — high-speed mode                           | —    | —    | 1200 | $\mu\text{A}$ |       |
| $t_{DACLP}$      | Full-scale settling time (0x080 to 0xF7F) — low-power mode | —    | 100  | 200  | $\mu\text{s}$ | 1     |


Table continues on the next page...

**Table 33. Master mode DSPI timing for open drain pads (limited voltage range) (continued)**

| Num | Description                        | Min.                            | Max.                     | Unit | Notes |
|-----|------------------------------------|---------------------------------|--------------------------|------|-------|
|     | Frequency of operation             | —                               | 25                       | MHz  |       |
| DS1 | DSPI_SCK output cycle time         | $2 \times t_{\text{BUS}}$       | —                        | ns   |       |
| DS2 | DSPI_SCK output high/low time      | $(t_{\text{SCK}}/2) - 2$        | $(t_{\text{SCK}}/2) + 2$ | ns   |       |
| DS3 | DSPI_PCSn to DSPI_SCK output valid | $(t_{\text{BUS}} \times 2) - 2$ | —                        | ns   | 1     |
| DS4 | DSPI_SCK to DSPI_PCSn output hold  | $(t_{\text{BUS}} \times 2) - 2$ | —                        | ns   | 2     |
| DS5 | DSPI_SCK to DSPI_SOUT valid        | —                               | 15.5                     | ns   |       |
| DS6 | DSPI_SCK to DSPI_SOUT invalid      | -3                              | —                        | ns   |       |
| DS7 | DSPI_SIN to DSPI_SCK input setup   | 17                              | —                        | ns   |       |
| DS8 | DSPI_SCK to DSPI_SIN input hold    | 0                               | —                        | ns   |       |

1. The delay is programmable in SPIx\_CTARn[PSSCK] and SPIx\_CTARn[CSSCK].

2. The delay is programmable in SPIx\_CTARn[PASC] and SPIx\_CTARn[ASC].

**Figure 18. DSPI classic SPI timing — master mode****Table 34. Slave mode DSPI timing for normal pads (limited voltage range)**


| Num  | Description                              | Min.                      | Max.                     | Unit |
|------|------------------------------------------|---------------------------|--------------------------|------|
|      | Operating voltage                        | 2.7                       | 3.6                      | V    |
|      | Frequency of operation                   |                           | 12.5                     | MHz  |
| DS9  | DSPI_SCK input cycle time                | $4 \times t_{\text{BUS}}$ | —                        | ns   |
| DS10 | DSPI_SCK input high/low time             | $(t_{\text{SCK}}/2) - 2$  | $(t_{\text{SCK}}/2) + 2$ | ns   |
| DS11 | DSPI_SCK to DSPI_SOUT valid              | —                         | 21                       | ns   |
| DS12 | DSPI_SCK to DSPI_SOUT invalid            | 0                         | —                        | ns   |
| DS13 | DSPI_SIN to DSPI_SCK input setup         | 2                         | —                        | ns   |
| DS14 | DSPI_SCK to DSPI_SIN input hold          | 7                         | —                        | ns   |
| DS15 | DSPI_SS active to DSPI_SOUT driven       | —                         | 15                       | ns   |
| DS16 | DSPI_SS inactive to DSPI_SOUT not driven | —                         | 15                       | ns   |

**Table 35. Slave mode DSPI timing for fast pads (limited voltage range)**

| Num  | Description                                                   | Min.                      | Max.                     | Unit |
|------|---------------------------------------------------------------|---------------------------|--------------------------|------|
|      | Operating voltage                                             | 2.7                       | 3.6                      | V    |
|      | Frequency of operation                                        |                           | 25                       | MHz  |
| DS9  | DSPI_SCK input cycle time                                     | $4 \times t_{\text{BUS}}$ | —                        | ns   |
| DS10 | DSPI_SCK input high/low time                                  | $(t_{\text{SCK}}/2) - 2$  | $(t_{\text{SCK}}/2) + 2$ | ns   |
| DS11 | DSPI_SCK to DSPI_SOUT valid                                   | —                         | 17                       | ns   |
| DS12 | DSPI_SCK to DSPI_SOUT invalid                                 | 0                         | —                        | ns   |
| DS13 | DSPI_SIN to DSPI_SCK input setup                              | 2                         | —                        | ns   |
| DS14 | DSPI_SCK to DSPI_SIN input hold                               | 7                         | —                        | ns   |
| DS15 | $\overline{\text{DSPI\_SS}}$ active to DSPI_SOUT driven       | —                         | 11                       | ns   |
| DS16 | $\overline{\text{DSPI\_SS}}$ inactive to DSPI_SOUT not driven | —                         | 11                       | ns   |

**Table 36. Slave mode DSPI timing for open drain pads (limited voltage range)**

| Num  | Description                                                   | Min.                      | Max.                     | Unit |
|------|---------------------------------------------------------------|---------------------------|--------------------------|------|
|      | Operating voltage                                             | 2.7                       | 3.6                      | V    |
|      | Frequency of operation                                        |                           | 12.5                     | MHz  |
| DS9  | DSPI_SCK input cycle time                                     | $4 \times t_{\text{BUS}}$ | —                        | ns   |
| DS10 | DSPI_SCK input high/low time                                  | $(t_{\text{SCK}}/2) - 2$  | $(t_{\text{SCK}}/2) + 2$ | ns   |
| DS11 | DSPI_SCK to DSPI_SOUT valid                                   | —                         | 28                       | ns   |
| DS12 | DSPI_SCK to DSPI_SOUT invalid                                 | 0                         | —                        | ns   |
| DS13 | DSPI_SIN to DSPI_SCK input setup                              | 2                         | —                        | ns   |
| DS14 | DSPI_SCK to DSPI_SIN input hold                               | 7                         | —                        | ns   |
| DS15 | $\overline{\text{DSPI\_SS}}$ active to DSPI_SOUT driven       | —                         | 22                       | ns   |
| DS16 | $\overline{\text{DSPI\_SS}}$ inactive to DSPI_SOUT not driven | —                         | 22                       | ns   |

**Figure 19. DSPI classic SPI timing — slave mode**

### 3.9.2 SPI (DSPI) switching specifications (full voltage range)

The DMA Serial Peripheral Interface (DSPI) provides a synchronous serial bus with master and slave operations. Many of the transfer attributes are programmable. The tables below provides DSPI timing characteristics for classic SPI timing modes. Refer to the DSPI chapter of the Reference Manual for information on the modified transfer formats used for communicating with slower peripheral devices.

#### NOTE

##### Fast pads:

- SIN: PTE19
- SOUT: PTE18
- SCK: PTE17
- PCS: PTE16

##### Open drain pads:

- SIN: PTC7
- SOUT: PTC6


**Table 37. Master mode DSPI timing for normal pads (full voltage range)**

| Num | Description                                     | Min.                     | Max.              | Unit | Notes |
|-----|-------------------------------------------------|--------------------------|-------------------|------|-------|
|     | Operating voltage                               | 1.71                     | 3.6               | V    | 1     |
|     | Frequency of operation                          | —                        | 18.75             | MHz  |       |
| DS1 | DSPI_SCK output cycle time                      | $4 \times t_{BUS}$       | —                 | ns   |       |
| DS2 | DSPI_SCK output high/low time                   | $(t_{SCK}/2) - 4$        | $(t_{SCK}/2) + 4$ | ns   |       |
| DS3 | DSPI_PCS <sub>n</sub> valid to DSPI_SCK delay   | $(t_{BUS} \times 2) - 4$ | —                 | ns   | 2     |
| DS4 | DSPI_SCK to DSPI_PCS <sub>n</sub> invalid delay | $(t_{BUS} \times 2) - 4$ | —                 | ns   | 3     |
| DS5 | DSPI_SCK to DSPI_SOUT valid                     | —                        | 10                | ns   |       |
| DS6 | DSPI_SCK to DSPI_SOUT invalid                   | -7.8                     | —                 | ns   |       |
| DS7 | DSPI_SIN to DSPI_SCK input setup                | 24                       | —                 | ns   |       |
| DS8 | DSPI_SCK to DSPI_SIN input hold                 | 0                        | —                 | ns   |       |

1. The DSPI module can operate across the entire operating voltage for the processor, but to run across the full voltage range the maximum frequency of operation is reduced.
2. The delay is programmable in SPIx\_CTARn[PSSCK] and SPIx\_CTARn[CSSCK].
3. The delay is programmable in SPIx\_CTARn[PASC] and SPIx\_CTARn[ASC].

**Table 42. Slave mode DSPI timing for open drain pads (full voltage range)**

| Num  | Description                              | Min.                      | Max.                     | Unit    |
|------|------------------------------------------|---------------------------|--------------------------|---------|
|      | Operating voltage                        | 1.71                      | 3.6                      | V       |
|      | Frequency of operation                   | —                         | 9.375                    | MHz     |
| DS9  | DSPI_SCK input cycle time                | $8 \times t_{\text{BUS}}$ | —                        | ns      |
| DS10 | DSPI_SCK input high/low time             | $(t_{\text{SCK}}/2) - 4$  | $(t_{\text{SCK}}/2) + 4$ | ns      |
| DS11 | DSPI_SCK to DSPI_SOUT valid              | —                         | 43.5                     | ns      |
| DS12 | DSPI_SCK to DSPI_SOUT invalid            | 0                         | —                        | ns      |
| DS13 | DSPI_SIN to DSPI_SCK input setup         | 2.5                       | —                        | ns      |
| DS14 | DSPI_SCK to DSPI_SIN input hold          | 7                         | —                        | ns      |
| DS15 | DSPI_SS active to DSPI_SOUT driven       | —                         | 38                       | ns </td |
| DS16 | DSPI_SS inactive to DSPI_SOUT not driven | —                         | 38                       | ns      |

**Figure 21. DSPI classic SPI timing — slave mode**

### 3.9.3 I<sup>2</sup>C

See [General switching specifications](#).

### 3.9.4 UART

See [General switching specifications](#).

## 3.10 Kinetis Motor Suite (KMS)

## Dimensions

Kinetis Motor Suite is a bundled software solution that enables the rapid configuration of motor drive systems, and accelerates development of the final motor drive application.

Several members of the KV4x family are enabled with Kinetis Motor Suite. The enabled devices can be identified within the orderable part numbers in [KMS Orderable part numbers summary](#). For more information, see Kinetis Motor Suite User's Guide (KMS100UG) and Kinetis Motor Suite API Reference Manual (KMS100RM).

### NOTE

To find the associated resource, go to <http://www.nxp.com> and perform a search using the Document ID.

## 4 Dimensions

### 4.1 Obtaining package dimensions

Package dimensions are provided in package drawings.

To find a package drawing, go to [www.nxp.com](http://www.nxp.com) and perform a keyword search for the drawing's document number:

| If you want the drawing for this package | Then use this document number |
|------------------------------------------|-------------------------------|
| 48-pin LQFP                              | 98ASH00962A                   |
| 64-pin LQFP                              | 98ASS23234W                   |
| 100-pin LQFP                             | 98ASS23308W                   |

## 5 Pinout

### 5.1 KV4x Signal Multiplexing and Pin Assignments

The following table shows the signals available on each pin and the locations of these pins on the devices supported by this document. The Port Control Module is responsible for selecting which ALT functionality is available on each pin.



## Pinout

| 100<br>LQFP | 64<br>LQFP | 48<br>LQFP | Pin Name           | Default                | ALT0      | ALT1               | ALT2                        | ALT3                        | ALT4       | ALT5       | ALT6        | ALT7                   |
|-------------|------------|------------|--------------------|------------------------|-----------|--------------------|-----------------------------|-----------------------------|------------|------------|-------------|------------------------|
| 30          | —          | —          | VDD                | VDD                    | VDD       |                    |                             |                             |            |            |             |                        |
| 31          | 20         | 15         | PTE24              | ADCB_CH4               | ADCB_CH4  | PTE24              | CAN1_TX                     | FTM0_CH0                    | XBAR0_IN2  | I2C0_SCL   | EWM_OUT_b   | XBAR0_OUT4             |
| 32          | 21         | 16         | PTE25/<br>LLWU_P21 | ADCB_CH5               | ADCB_CH5  | PTE25/<br>LLWU_P21 | CAN1_RX                     | FTM0_CH1                    | XBAR0_IN3  | I2C0_SDA   | EWM_IN      | XBAR0_OUT5             |
| 33          | —          | —          | PTE26              | DISABLED               |           | PTE26              |                             |                             |            |            |             |                        |
| 34          | 22         | 17         | PTA0               | JTAG_TCLK/<br>SWD_CLK  |           | PTA0               | UART0_CTS_b/<br>UART0_COL_b | FTM0_CH5                    | XBAR0_IN4  | EWM_IN     |             | JTAG_TCLK/<br>SWD_CLK  |
| 35          | 23         | 18         | PTA1               | JTAG_TDI               |           | PTA1               | UART0_RX                    | FTM0_CH6                    | CMP0_OUT   |            | FTM1_CH1    | JTAG_TDI               |
| 36          | 24         | 19         | PTA2               | JTAG_TDO/<br>TRACE_SWO |           | PTA2               | UART0_TX                    | FTM0_CH7                    | CMP1_OUT   |            | FTM1_CH0    | JTAG_TDO/<br>TRACE_SWO |
| 37          | 25         | 20         | PTA3               | JTAG_TMS/<br>SWD_DIO   |           | PTA3               | UART0_RTS_b                 | FTM0_CH0                    | XBAR0_IN9  | EWM_OUT_b  | FLEXPWMA_A0 | JTAG_TMS/<br>SWD_DIO   |
| 38          | 26         | 21         | PTA4/<br>LLWU_P3   | NMI_b                  |           | PTA4/<br>LLWU_P3   |                             | FTM0_CH1                    | XBAR0_IN10 | FTM0_FLT3  | FLEXPWMA_B0 | NMI_b                  |
| 39          | 27         | —          | PTA5               | DISABLED               |           | PTA5               |                             | FTM0_CH2                    |            | CMP2_OUT   |             | JTAG_TRST_b            |
| 40          | —          | 22         | VDD                | VDD                    | VDD       |                    |                             |                             |            |            |             |                        |
| 41          | —          | 23         | VSS                | VSS                    | VSS       |                    |                             |                             |            |            |             |                        |
| 42          | 28         | —          | PTA12              | CMP2_IN0               | CMP2_IN0  | PTA12              | CAN0_TX                     | FTM1_CH0                    |            |            |             | FTM1_QD_PHA            |
| 43          | 29         | —          | PTA13/<br>LLWU_P4  | CMP2_IN1               | CMP2_IN1  | PTA13/<br>LLWU_P4  | CAN0_RX                     | FTM1_CH1                    |            |            |             | FTM1_QD_PHB            |
| 44          | —          | —          | PTA14              | CMP3_IN0               | CMP3_IN0  | PTA14              | SPI0_PCS0                   | UART0_TX                    |            |            |             |                        |
| 45          | —          | —          | PTA15              | CMP3_IN1               | CMP3_IN1  | PTA15              | SPI0_SCK                    | UART0_RX                    |            |            |             |                        |
| 46          | —          | —          | PTA16              | CMP3_IN2               | CMP3_IN2  | PTA16              | SPI0_SOUT                   | UART0_CTS_b/<br>UART0_COL_b |            |            |             |                        |
| 47          | —          | —          | PTA17              | ADCA_CH7e              | ADCA_CH7e | PTA17              | SPI0_SIN                    | UART0_RTS_b                 |            |            |             |                        |
| 48          | 30         | —          | VDD                | VDD                    | VDD       |                    |                             |                             |            |            |             |                        |
| 49          | 31         | —          | VSS                | VSS                    | VSS       |                    |                             |                             |            |            |             |                        |
| 50          | 32         | 24         | PTA18              | EXTAL0                 | EXTAL0    | PTA18              | XBAR0_IN7                   | FTM0_FLT2                   | FTM_CLKIN0 | XBAR0_OUT8 | FTM3_CH2    |                        |
| 51          | 33         | 25         | PTA19              | XTAL0                  | XTAL0     | PTA19              | XBAR0_IN8                   | FTM1_FLT0                   | FTM_CLKIN1 | XBAR0_OUT9 | LPTMR0_ALT1 |                        |
| 52          | 34         | 26         | RESET_b            | RESET_b                | RESET_b   |                    |                             |                             |            |            |             |                        |
| 53          | 35         | 27         | PTB0/<br>LLWU_P5   | ADCB_CH2               | ADCB_CH2  | PTB0/<br>LLWU_P5   | I2C0_SCL                    | FTM1_CH0                    |            |            | FTM1_QD_PHA | UART0_RX               |
| 54          | 36         | 28         | PTB1               | ADCB_CH3               | ADCB_CH3  | PTB1               | I2C0_SDA                    | FTM1_CH1                    | FTM0_FLT2  | EWM_IN     | FTM1_QD_PHB | UART0_TX               |




Figure 22. 100-pin LQFP

## 6.1 Determining valid orderable parts

Valid orderable part numbers are provided on the web. To determine the orderable part numbers for this device, go to [www.nxp.com](http://www.nxp.com) and perform a part number search for the MKV4x device numbers.

## 7 Part identification

### 7.1 Description

Part numbers for the chip have fields that identify the specific part. You can use the values of these fields to determine the specific part you have received.

### 7.2 Format

Part numbers for this device have the following format:

Q KV## A FFF T PP CC S N


### 7.3 Fields

This table lists the possible values for each field in the part number (not all combinations are valid):


| Field | Description                 | Values                                                                                                                                                          |
|-------|-----------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Q     | Qualification status        | <ul style="list-style-type: none"> <li>• M = Fully qualified, general market flow</li> <li>• P = Prequalification</li> </ul>                                    |
| KV##  | Kinetis family              | <ul style="list-style-type: none"> <li>• KV42</li> <li>• KV44</li> <li>• KV46</li> </ul>                                                                        |
| A     | Key attribute               | <ul style="list-style-type: none"> <li>• F = Cortex-M4 w/ DSP and FPU</li> </ul>                                                                                |
| FFF   | Program flash memory size   | <ul style="list-style-type: none"> <li>• 64 = 64 KB</li> <li>• 128 = 128 KB</li> <li>• 256 = 256 KB</li> </ul>                                                  |
| T     | Temperature range (°C)      | <ul style="list-style-type: none"> <li>• V = -40 to 105</li> </ul>                                                                                              |
| PP    | Package identifier          | <ul style="list-style-type: none"> <li>• LF = 48 LQFP (7 mm x 7 mm)</li> <li>• LH = 64 LQFP (10 mm x 10 mm)</li> <li>• LL = 100 LQFP (14 mm x 14 mm)</li> </ul> |
| CC    | Maximum CPU frequency (MHz) | <ul style="list-style-type: none"> <li>• 16 = 168 MHz</li> </ul>                                                                                                |

*Table continues on the next page...*

### 8.5 Result of exceeding a rating




### 8.6 Relationship between ratings and operating requirements



### 8.7 Guidelines for ratings and operating requirements

Follow these guidelines for ratings and operating requirements:

- Never exceed any of the chip's ratings.



## 8.9 Typical Value Conditions

Typical values assume you meet the following conditions (or other conditions as specified):

| Symbol   | Description          | Value | Unit |
|----------|----------------------|-------|------|
| $T_A$    | Ambient temperature  | 25    | °C   |
| $V_{DD}$ | 3.3 V supply voltage | 3.3   | V    |

## 9 Revision history

The following table provides a revision history for this document.

**Table 43. Revision history**

| Rev. No. | Date   | Substantial Changes                                                                                                                                                                                          |
|----------|--------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 0        | 7/2014 | Initial NDA release.                                                                                                                                                                                         |
| 1        | 2/2015 | <ul style="list-style-type: none"> <li>Added information about 48 LQFP package in the following sections: <ul style="list-style-type: none"> <li>Ordering information</li> <li>Fields</li> </ul> </li> </ul> |

*Table continues on the next page...*