



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

| | |
|----------------------------|---|
| Product Status | Active |
| Core Processor | ARM® Cortex®-M4 |
| Core Size | 32-Bit Single-Core |
| Speed | 168MHz |
| Connectivity | CANbus, I²C, SPI, UART/USART |
| Peripherals | DMA, LVD, POR, PWM, WDT |
| Number of I/O | 48 |
| Program Memory Size | 128KB (128K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 24K x 8 |
| Voltage - Supply (Vcc/Vdd) | 1.71V ~ 3.6V |
| Data Converters | A/D 29x12b; D/A 1x12b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 105°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 64-LQFP |
| Supplier Device Package | 64-LQFP (10x10) |
| Purchase URL | https://www.e-xfl.com/product-detail/nxp-semiconductors/mkv46f128vlh16 |

Table 5. Power mode transition operating behaviors

| Symbol | Description | Min. | Typ. | Max. | Unit | Notes |
|-----------|--|------|------|------|------|-------|
| t_{POR} | After a POR event, amount of time from the point V_{DD} reaches 1.71 V to execution of the first instruction across the operating temperature range of the chip. | — | — | 300 | μs | |
| | • VLLS0 → RUN | — | — | 173 | μs | |
| | • VLLS1 → RUN | — | — | 172 | μs | |
| | • VLLS2 → RUN | — | — | 96 | μs | |
| | • VLLS3 → RUN | — | — | 96 | μs | |
| | • VLPS → RUN | — | — | 5.4 | μs | |
| | • STOP → RUN | — | — | 5.4 | μs | |

2.2.5 Power consumption operating behaviors

NOTE

The maximum values represent characterized results equivalent to the mean plus three times the standard deviation (mean+3σ)

Table 6. Power consumption operating behaviors (All IDDs are Target values)

| Symbol | Description | Min. | Typ. | Max. | Unit | Notes |
|---------------|--|------|------|------|------|---------------------------|
| I_{DD_RUN} | Run mode current — all peripheral clocks disabled, code executing from flash, excludes IDDA <ul style="list-style-type: none"> • @ 1.8V • @ 3.0V | — | 6.8 | 17.2 | mA | Core frequency of 25 MHz. |
| I_{DD_RUN} | Run mode current — all peripheral clocks disabled, code executing from flash, excludes IDDA <ul style="list-style-type: none"> • @ 1.8V • @ 3.0V | — | 6.9 | 17.4 | mA | Core frequency of 50 MHz. |

Table continues on the next page...

Table 6. Power consumption operating behaviors (All IDDs are Target values) (continued)

| Symbol | Description | Min. | Typ. | Max. | Unit | Notes |
|------------------------|--|------|------|------|------|-------|
| | <ul style="list-style-type: none"> • @ -40 to 25°C • @ 70°C • @ 105°C | — | 2.7 | 3.3 | µA | |
| I _{DD_VLLS1} | Very low-leakage stop mode 1 current at 3.0 V | — | 740 | 1200 | nA | |
| | <ul style="list-style-type: none"> • @ -40 to 25°C • @ 70°C • @ 105°C | — | 2.5 | 10.6 | µA | |
| | | — | 11.1 | 26.5 | µA | |
| I _{DD_VLLS0B} | Very low-leakage stop mode 0 current at 3.0 V with POR detect circuit enabled | — | 420 | 832 | nA | |
| | <ul style="list-style-type: none"> • @ -40 to 25°C • @ 70°C • @ 105°C | — | 1.9 | 9.4 | µA | |
| | | — | 10.8 | 26.3 | µA | |
| I _{DD_VLLS0A} | Very low-leakage stop mode 0 current at 3.0 V with POR detect circuit disabled | — | 200 | 599 | nA | |
| | <ul style="list-style-type: none"> • @ -40 to 25°C • @ 70°C • @ 105°C | — | 1.8 | 10.5 | µA | |
| | | — | 10.8 | 26.3 | µA | |

Table 7. Low power mode peripheral adders — typical value

| Symbol | Description | Temperature (°C) | | | | | | Unit |
|----------------------------|---|------------------|-----|-----|-----|-----|-----|------|
| | | -40 | 25 | 50 | 70 | 85 | 105 | |
| I _{IREFSTEN4MHz} | 4 MHz internal reference clock (IRC) adder. Measured by entering STOP or VLPS mode with 4 MHz IRC enabled. | 56 | 56 | 56 | 56 | 56 | 56 | µA |
| I _{IREFSTEN32kHz} | 32 kHz internal reference clock (IRC) adder. Measured by entering STOP mode with the 32 kHz IRC enabled. | 52 | 52 | 52 | 52 | 52 | 52 | µA |
| I _{EREFSTEN4MHz} | External 4 MHz crystal clock adder. Measured by entering STOP or VLPS mode with the crystal enabled. | 206 | 228 | 237 | 245 | 251 | 258 | uA |
| I _{EREFSTEN32kHz} | External 32 kHz crystal clock adder by means of the OSC0_CR[EREFSTEN and EREFSTEN] bits. Measured by entering all modes with the crystal enabled. | | | | | | | nA |
| VLLS1 | | | | | | | | |
| VLLS3 | | 440 | 490 | 540 | 560 | 570 | 580 | |
| VLPS | | 440 | 490 | 540 | 560 | 570 | 580 | |
| STOP | | 510 | 560 | 560 | 560 | 610 | 680 | |

Table continues on the next page...

General

1. Determined according to IEC Standard 61967-1, *Integrated Circuits - Measurement of Electromagnetic Emissions, 150 kHz to 1 GHz Part 1: General Conditions and Definitions* and IEC Standard 61967-2, *Integrated Circuits - Measurement of Electromagnetic Emissions, 150 kHz to 1 GHz Part 2: Measurement of Radiated Emissions – TEM Cell and Wideband TEM Cell Method*. Measurements were made while the microcontroller was running basic application code. The reported emission level is the value of the maximum measured emission, rounded up to the next whole number, from among the measured orientations in each frequency range.
2. $V_{DD} = 3.3$ V, $T_A = 25$ °C, $f_{OSC} = 10$ MHz (crystal), $f_{SYS} = 75$ MHz, $f_{BUS} = 25$ MHz
3. Specified according to Annex D of IEC Standard 61967-2, *Measurement of Radiated Emissions – TEM Cell and Wideband TEM Cell Method*

2.2.7 Designing with radiated emissions in mind

To find application notes that provide guidance on designing your system to minimize interference from radiated emissions:

1. Go to www.nxp.com.
2. Perform a keyword search for “EMC design.”

2.2.8 Capacitance attributes

Table 9. Capacitance attributes

| Symbol | Description | Min. | Max. | Unit |
|-------------|---------------------------------|------|------|------|
| C_{IN_A} | Input capacitance: analog pins | — | 7 | pF |
| C_{IN_D} | Input capacitance: digital pins | — | 7 | pF |

2.3 Switching specifications

2.3.1 Typical device clock specifications

Table 10. Typical device clock specifications

| Symbol | Description | Min. | Max. | Unit | Notes |
|---------------------|-----------------------|------|------|------|-------|
| High Speed RUN mode | | | | | |
| f_{SYS} | System and core clock | — | 168 | MHz | |
| f_{BUS} | Bus and Flash clock | — | 24 | MHz | |
| f_{FPCK} | Fast peripheral clock | — | 84 | MHz | |
| f_{NANO} | Nano-edge clock | — | 168 | MHz | |
| Normal run mode | | | | | |
| f_{SYS} | System and core clock | — | 100 | MHz | |
| f_{BUS} | Bus and Flash clock | — | 25 | MHz | |

Table continues on the next page...




Figure 7. TRACE_CLKOUT specifications




Figure 8. Trace data specifications

3.1.3 JTAG electricals

Table 16. JTAG limited voltage range electricals

| Symbol | Description | Min. | Max. | Unit |
|--------|--|------|------|------|
| | Operating voltage | 2.7 | 3.6 | V |
| J1 | TCLK frequency of operation <ul style="list-style-type: none"> Boundary Scan JTAG and CJTAG Serial Wire Debug | 0 | 10 | MHz |
| J2 | TCLK cycle period | 1/J1 | — | ns |
| J3 | TCLK clock pulse width <ul style="list-style-type: none"> Boundary Scan JTAG and CJTAG Serial Wire Debug | 50 | — | ns |
| J4 | TCLK rise and fall times | — | 3 | ns |
| J5 | Boundary scan input data setup time to TCLK rise | 20 | — | ns |
| J6 | Boundary scan input data hold time after TCLK rise | 2.0 | — | ns |
| J7 | TCLK low to boundary scan output data valid | — | 28 | ns |
| J8 | TCLK low to boundary scan output high-Z | — | 25 | ns |
| J9 | TMS, TDI input data setup time to TCLK rise | 8 | — | ns |
| J10 | TMS, TDI input data hold time after TCLK rise | 1 | — | ns |

Table continues on the next page...

Table 16. JTAG limited voltage range electricals (continued)

| Symbol | Description | Min. | Max. | Unit |
|--------|---|------|------|------|
| J11 | TCLK low to TDO data valid | — | 19 | ns |
| J12 | TCLK low to TDO high-Z | — | 17 | ns |
| J13 | TRST assert time | 100 | — | ns |
| J14 | TRST setup time (negation) to TCLK high | 8 | — | ns |

Table 17. JTAG full voltage range electricals

| Symbol | Description | Min. | Max. | Unit |
|--------|--|------|------|------|
| | Operating voltage | 1.71 | 3.6 | V |
| J1 | TCLK frequency of operation <ul style="list-style-type: none"> • Boundary Scan • JTAG and CJTAG • Serial Wire Debug | 0 | 10 | MHz |
| | | 0 | 20 | |
| | | 0 | 40 | |
| J2 | TCLK cycle period | 1/J1 | — | ns |
| J3 | TCLK clock pulse width <ul style="list-style-type: none"> • Boundary Scan • JTAG and CJTAG • Serial Wire Debug | 50 | — | ns |
| | | 25 | — | ns |
| | | 12.5 | — | ns |
| J4 | TCLK rise and fall times | — | 3 | ns |
| J5 | Boundary scan input data setup time to TCLK rise | 20 | — | ns |
| J6 | Boundary scan input data hold time after TCLK rise | 2.0 | — | ns |
| J7 | TCLK low to boundary scan output data valid | — | 30.6 | ns |
| J8 | TCLK low to boundary scan output high-Z | — | 25 | ns |
| J9 | TMS, TDI input data setup time to TCLK rise | 8 | — | ns |
| J10 | TMS, TDI input data hold time after TCLK rise | 1.0 | — | ns |
| J11 | TCLK low to TDO data valid | — | 19.0 | ns |
| J12 | TCLK low to TDO high-Z | — | 17.0 | ns |
| J13 | TRST assert time | 100 | — | ns |
| J14 | TRST setup time (negation) to TCLK high | 8 | — | ns |


**Figure 9. Test clock input timing**

Table 19. Oscillator DC electrical specifications (continued)

| Symbol | Description | Min. | Typ. | Max. | Unit | Notes |
|---------------|--|-------------|-------------|-------------|-------------|----------------------|
| | • 8 MHz • 16 MHz • 24 MHz • 32 MHz | — | 500 | — | µA | |
| C_x | EXTAL load capacitance | — | — | — | | 2, 3 |
| C_y | XTAL load capacitance | — | — | — | | 2, 3 |
| R_F | Feedback resistor — low-frequency, low-power mode (HGO=0) | — | — | — | MΩ | 2, 4 |
| | Feedback resistor — low-frequency, high-gain mode (HGO=1) | — | 10 | — | MΩ | |
| | Feedback resistor — high-frequency, low-power mode (HGO=0) | — | — | — | MΩ | |
| | Feedback resistor — high-frequency, high-gain mode (HGO=1) | — | 1 | — | MΩ | |
| R_S | Series resistor — low-frequency, low-power mode (HGO=0) | — | — | — | kΩ | |
| | Series resistor — low-frequency, high-gain mode (HGO=1) | — | 200 | — | kΩ | |
| | Series resistor — high-frequency, low-power mode (HGO=0) | — | — | — | kΩ | |
| | Series resistor — high-frequency, high-gain mode (HGO=1) | — | 0 | — | kΩ | |
| V_{pp}^5 | Peak-to-peak amplitude of oscillation (oscillator mode) — low-frequency, low-power mode (HGO=0) | — | 0.6 | — | V | |
| | Peak-to-peak amplitude of oscillation (oscillator mode) — low-frequency, high-gain mode (HGO=1) | — | V_{DD} | — | V | |
| | Peak-to-peak amplitude of oscillation (oscillator mode) — high-frequency, low-power mode (HGO=0) | — | 0.6 | — | V | |
| | Peak-to-peak amplitude of oscillation (oscillator mode) — high-frequency, high-gain mode (HGO=1) | — | V_{DD} | — | V | |

1. $V_{DD}=3.3$ V, Temperature =25 °C
2. See crystal or resonator manufacturer's recommendation
3. C_x, C_y can be provided by using the integrated capacitors when the low frequency oscillator (RANGE = 00) is used. For all other cases external capacitors must be used.
4. When low power mode is selected, R_F is integrated and must not be attached externally.
5. The EXTAL and XTAL pins should only be connected to required oscillator components and must not be connected to any other devices.

3.4.1.2 Flash timing specifications — commands

Table 22. Flash command timing specifications

| Symbol | Description | Min. | Typ. | Max. | Unit | Notes |
|----------------|---|------|------|------|------|-------|
| $t_{rd1sec4k}$ | Read 1s Section execution time (flash sector) | — | — | 60 | μs | 1 |
| t_{pgmchk} | Program Check execution time | — | — | 45 | μs | 1 |
| t_{rdrsrc} | Read Resource execution time | — | — | 30 | μs | 1 |
| t_{pgm4} | Program Longword execution time | — | 65 | 145 | μs | — |
| t_{ersscr} | Erase Flash Sector execution time | — | 14 | 114 | ms | 2 |
| t_{rd1all} | Read 1s All Blocks execution time | — | — | 0.9 | ms | 1 |
| t_{rdonce} | Read Once execution time | — | — | 25 | μs | 1 |
| $t_{pgmonce}$ | Program Once execution time | — | 65 | — | μs | — |
| t_{ersall} | Erase All Blocks execution time | — | 280 | 2100 | ms | 2 |
| t_{vfykey} | Verify Backdoor Access Key execution time | — | — | 30 | μs | 1 |

1. Assumes 25 MHz flash clock frequency.
2. Maximum times for erase parameters based on expectations at cycling end-of-life.

3.4.1.3 Flash high voltage current behaviors

Table 23. Flash high voltage current behaviors

| Symbol | Description | Min. | Typ. | Max. | Unit |
|---------------|---|------|------|------|------|
| I_{DD_PGM} | Average current adder during high voltage flash programming operation | — | 2.5 | 6.0 | mA |
| I_{DD_ERS} | Average current adder during high voltage flash erase operation | — | 1.5 | 4.0 | mA |

3.4.1.4 Reliability specifications

Table 24. NVM reliability specifications


| Symbol | Description | Min. | Typ. | Max. | Unit | Notes |
|------------------|--|------|------|------|--------|-------|
| Program Flash | | | | | | |
| $t_{nvmmrtp10k}$ | Data retention after up to 10 K cycles | 5 | 50 | — | years | — |
| $t_{nvmmrtp1k}$ | Data retention after up to 1 K cycles | 20 | 100 | — | years | — |
| $n_{nvmcycp}$ | Cycling endurance | 10 K | 50 K | — | cycles | 2 |

1. Typical data retention values are based on measured response accelerated at high temperature and derated to a constant 25 °C use profile. Engineering Bulletin EB618 does not apply to this technology. Typical endurance defined in Engineering Bulletin EB619.
2. Cycling endurance represents number of program/erase cycles at $-40^{\circ}\text{C} \leq T_j \leq 125^{\circ}\text{C}$.

Table 26. Comparator and 6-bit DAC electrical specifications (continued)

| Symbol | Description | Min. | Typ. | Max. | Unit |
|-------------|--|----------------|------|------|------------------|
| | <ul style="list-style-type: none"> • CRO[HYSTCTR] = 00 • CRO[HYSTCTR] = 01 • CRO[HYSTCTR] = 10 • CRO[HYSTCTR] = 11 | — | 5 | — | mV |
| V_{CMPOh} | Output high | $V_{DD} - 0.5$ | — | — | V |
| V_{CMPOl} | Output low | — | — | 0.5 | V |
| t_{DHS} | Propagation delay, high-speed mode (EN = 1, PMODE = 1) | 20 | 50 | 200 | ns |
| t_{DLS} | Propagation delay, low-speed mode (EN = 1, PMODE = 0) | 80 | 250 | 600 | ns |
| | Analog comparator initialization delay ² | — | — | 40 | μ s |
| I_{DAC6b} | 6-bit DAC current adder (enabled) | — | 7 | — | μ A |
| INL | 6-bit DAC integral non-linearity | -0.5 | — | 0.5 | LSB ³ |
| DNL | 6-bit DAC differential non-linearity | -0.3 | — | 0.3 | LSB |

1. Typical hysteresis is measured with input voltage range limited to 0.7 to $V_{DD} - 0.7$ V.
2. Comparator initialization delay is defined as the time between software writes to change control inputs (writes to DACEN, VRSEL, PSEL, MSEL, VOSEL) and the comparator output settling to a stable level.
3. 1 LSB = $V_{reference}/64$

**Figure 14. Typical hysteresis vs. Vin level ($V_{DD} = 3.3$ V, PMODE = 0)**

Peripheral operating requirements and behaviors





Figure 16. Typical INL error vs. digital code

**Figure 17. Offset at half scale vs. temperature**

3.7 Timers

See [General switching specifications](#).

3.8 Enhanced NanoEdge PWM characteristics

Table 29. NanoEdge PWM timing parameters - 100 Mhz operating frequency

| Characteristic | Symbol | Min. | Typ. | Max. | Unit |
|--|--------|------|------|------|------|
| PWM clock frequency | | | 100 | | MHz |
| NanoEdge Placement (NEP) Step Size ^{1, 2} | pwmp | | 312 | | ps |

Table continues on the next page...

Table 29. NanoEdge PWM timing parameters - 100 Mhz operating frequency (continued)

| Characteristic | Symbol | Min. | Typ. | Max. | Unit |
|--|-----------------|------|------|------|------|
| Delay for fault input activating to PWM output deactivated | | 1 | | | ns |
| Power-up Time ³ | t _{pu} | | 25 | | μs |

1. Reference 100 MHz in NanoEdge Placement mode.
2. Temperature and voltage variations do not affect NanoEdge Placement step size.
3. Powerdown to NanoEdge mode transition.

Table 30. NanoEdge PWM timing parameters - 84 Mhz operating frequency

| Characteristic | Symbol | Min. | Typ. | Max. | Unit |
|--|-----------------|------|------|------|------|
| PWM clock frequency | | | 84 | | MHz |
| NanoEdge Placement (NEP) Step Size ^{1, 2} | pwmp | | 372 | | ps |
| Delay for fault input activating to PWM output deactivated | | 1 | | | ns |
| Power-up Time ³ | t _{pu} | | 30 | | μs |

1. Reference 84 MHz in NanoEdge Placement mode.
2. Temperature and voltage variations do not affect NanoEdge Placement step size.
3. Powerdown to NanoEdge mode transition.

3.9 Communication interfaces

3.9.1 SPI (DSPI) switching specifications (limited voltage range)

The DMA Serial Peripheral Interface (DSPI) provides a synchronous serial bus with master and slave operations. Many of the transfer attributes are programmable. The tables below provide DSPI timing characteristics for classic SPI timing modes. Refer to the DSPI chapter of the Reference Manual for information on the modified transfer formats used for communicating with slower peripheral devices.

NOTE

Fast pads:

- SIN: PTE19
- SOUT: PTE18
- SCK: PTE17
- PCS: PTE16

Open drain pads:

- SIN: PTC7
- SOUT: PTC6

Table 31. Master mode DSPI timing for normal pads (limited voltage range)

| Num | Description | Min. | Max. | Unit | Notes |
|-----|------------------------------------|--------------------------|-------------------|------|-------|
| | Operating voltage | 2.7 | 3.6 | V | |
| | Frequency of operation | — | 25 | MHz | |
| DS1 | DSPI_SCK output cycle time | $2 \times t_{BUS}$ | — | ns | |
| DS2 | DSPI_SCK output high/low time | $(t_{SCK}/2) - 2$ | $(t_{SCK}/2) + 2$ | ns | |
| DS3 | DSPI_PCSn to DSPI_SCK output valid | $(t_{BUS} \times 2) - 2$ | — | ns | 1 |
| DS4 | DSPI_SCK to DSPI_PCSn output hold | $(t_{BUS} \times 2) - 2$ | — | ns | 2 |
| DS5 | DSPI_SCK to DSPI_SOUT valid | — | 8.5 | ns | |
| DS6 | DSPI_SCK to DSPI_SOUT invalid | -2 | — | ns | |
| DS7 | DSPI_SIN to DSPI_SCK input setup | 17 | — | ns | |
| DS8 | DSPI_SCK to DSPI_SIN input hold | 0 | — | ns | |

1. The delay is programmable in SPIx_CTARn[PSSCK] and SPIx_CTARn[CSSCK].
2. The delay is programmable in SPIx_CTARn[PASC] and SPIx_CTARn[ASC].

Table 32. Master mode DSPI timing for fast pads (limited voltage range)

| Num | Description | Min. | Max. | Unit | Notes |
|-----|------------------------------------|--------------------------|-------------------|------|-------|
| | Operating voltage | 2.7 | 3.6 | V | |
| | Frequency of operation | — | 37.5 | MHz | |
| DS1 | DSPI_SCK output cycle time | $2 \times t_{BUS}$ | — | ns | |
| DS2 | DSPI_SCK output high/low time | $(t_{SCK}/2) - 2$ | $(t_{SCK}/2) + 2$ | ns | |
| DS3 | DSPI_PCSn to DSPI_SCK output valid | $(t_{BUS} \times 2) - 2$ | — | ns | 1 |
| DS4 | DSPI_SCK to DSPI_PCSn output hold | $(t_{BUS} \times 2) - 2$ | — | ns | 2 |
| DS5 | DSPI_SCK to DSPI_SOUT valid | — | 8.5 | ns | |
| DS6 | DSPI_SCK to DSPI_SOUT invalid | -2 | — | ns | |
| DS7 | DSPI_SIN to DSPI_SCK input setup | 13 | — | ns | |
| DS8 | DSPI_SCK to DSPI_SIN input hold | 0 | — | ns | |

1. The delay is programmable in SPIx_CTARn[PSSCK] and SPIx_CTARn[CSSCK].
2. The delay is programmable in SPIx_CTARn[PASC] and SPIx_CTARn[ASC].

Table 33. Master mode DSPI timing for open drain pads (limited voltage range)

| Num | Description | Min. | Max. | Unit | Notes |
|-----|-------------------|------|------|------|-------|
| | Operating voltage | 2.7 | 3.6 | V | |


Table continues on the next page...

Table 33. Master mode DSPI timing for open drain pads (limited voltage range) (continued)

| Num | Description | Min. | Max. | Unit | Notes |
|-----|------------------------------------|--------------------------|-------------------|------|----------|
| | Frequency of operation | — | 25 | MHz | |
| DS1 | DSPI_SCK output cycle time | $2 \times t_{BUS}$ | — | ns | |
| DS2 | DSPI_SCK output high/low time | $(t_{SCK}/2) - 2$ | $(t_{SCK}/2) + 2$ | ns | |
| DS3 | DSPI_PCSn to DSPI_SCK output valid | $(t_{BUS} \times 2) - 2$ | — | ns | 1 |
| DS4 | DSPI_SCK to DSPI_PCSn output hold | $(t_{BUS} \times 2) - 2$ | — | ns | 2 |
| DS5 | DSPI_SCK to DSPI_SOUT valid | — | 15.5 | ns | |
| DS6 | DSPI_SCK to DSPI_SOUT invalid | -3 | — | ns | |
| DS7 | DSPI_SIN to DSPI_SCK input setup | 17 | — | ns | |
| DS8 | DSPI_SCK to DSPI_SIN input hold | 0 | — | ns | |

1. The delay is programmable in SPIx_CTARn[PSSCK] and SPIx_CTARn[CSSCK].

2. The delay is programmable in SPIx_CTARn[PASC] and SPIx_CTARn[ASC].

**Figure 18. DSPI classic SPI timing — master mode****Table 34. Slave mode DSPI timing for normal pads (limited voltage range)**


| Num | Description | Min. | Max. | Unit |
|------|--|--------------------|-------------------|------|
| | Operating voltage | 2.7 | 3.6 | V |
| | Frequency of operation | | 12.5 | MHz |
| DS9 | DSPI_SCK input cycle time | $4 \times t_{BUS}$ | — | ns |
| DS10 | DSPI_SCK input high/low time | $(t_{SCK}/2) - 2$ | $(t_{SCK}/2) + 2$ | ns |
| DS11 | DSPI_SCK to DSPI_SOUT valid | — | 21 | ns |
| DS12 | DSPI_SCK to DSPI_SOUT invalid | 0 | — | ns |
| DS13 | DSPI_SIN to DSPI_SCK input setup | 2 | — | ns |
| DS14 | DSPI_SCK to DSPI_SIN input hold | 7 | — | ns |
| DS15 | DSPI_SS active to DSPI_SOUT driven | — | 15 | ns |
| DS16 | DSPI_SS inactive to DSPI_SOUT not driven | — | 15 | ns |

Table 35. Slave mode DSPI timing for fast pads (limited voltage range)

| Num | Description | Min. | Max. | Unit |
|------|--|--------------------|-------------------|------|
| | Operating voltage | 2.7 | 3.6 | V |
| | Frequency of operation | | 25 | MHz |
| DS9 | DSPI_SCK input cycle time | $4 \times t_{BUS}$ | — | ns |
| DS10 | DSPI_SCK input high/low time | $(t_{SCK}/2) - 2$ | $(t_{SCK}/2) + 2$ | ns |
| DS11 | DSPI_SCK to DSPI_SOUT valid | — | 17 | ns |
| DS12 | DSPI_SCK to DSPI_SOUT invalid | 0 | — | ns |
| DS13 | DSPI_SIN to DSPI_SCK input setup | 2 | — | ns |
| DS14 | DSPI_SCK to DSPI_SIN input hold | 7 | — | ns |
| DS15 | DSPI_SS active to DSPI_SOUT driven | — | 11 | ns |
| DS16 | DSPI_SS inactive to DSPI_SOUT not driven | — | 11 | ns |

Table 36. Slave mode DSPI timing for open drain pads (limited voltage range)

| Num | Description | Min. | Max. | Unit |
|------|--|--------------------|-------------------|------|
| | Operating voltage | 2.7 | 3.6 | V |
| | Frequency of operation | | 12.5 | MHz |
| DS9 | DSPI_SCK input cycle time | $4 \times t_{BUS}$ | — | ns |
| DS10 | DSPI_SCK input high/low time | $(t_{SCK}/2) - 2$ | $(t_{SCK}/2) + 2$ | ns |
| DS11 | DSPI_SCK to DSPI_SOUT valid | — | 28 | ns |
| DS12 | DSPI_SCK to DSPI_SOUT invalid | 0 | — | ns |
| DS13 | DSPI_SIN to DSPI_SCK input setup | 2 | — | ns |
| DS14 | DSPI_SCK to DSPI_SIN input hold | 7 | — | ns |
| DS15 | DSPI_SS active to DSPI_SOUT driven | — | 22 | ns |
| DS16 | DSPI_SS inactive to DSPI_SOUT not driven | — | 22 | ns |

**Figure 19. DSPI classic SPI timing — slave mode**

3.9.2 SPI (DSPI) switching specifications (full voltage range)

The DMA Serial Peripheral Interface (DSPI) provides a synchronous serial bus with master and slave operations. Many of the transfer attributes are programmable. The tables below provides DSPI timing characteristics for classic SPI timing modes. Refer to the DSPI chapter of the Reference Manual for information on the modified transfer formats used for communicating with slower peripheral devices.

NOTE

Fast pads:

- SIN: PTE19
- SOUT: PTE18
- SCK: PTE17
- PCS: PTE16

Open drain pads:

- SIN: PTC7
- SOUT: PTC6

Table 37. Master mode DSPI timing for normal pads (full voltage range)

| Num | Description | Min. | Max. | Unit | Notes |
|-----|-------------------------------------|--------------------------|-------------------|------|-------------------|
| | Operating voltage | 1.71 | 3.6 | V | 1 |
| | Frequency of operation | — | 18.75 | MHz | |
| DS1 | DSPI_SCK output cycle time | $4 \times t_{BUS}$ | — | ns | |
| DS2 | DSPI_SCK output high/low time | $(t_{SCK}/2) - 4$ | $(t_{SCK}/2) + 4$ | ns | |
| DS3 | DSPI_PCSn valid to DSPI_SCK delay | $(t_{BUS} \times 2) - 4$ | — | ns | 2 |
| DS4 | DSPI_SCK to DSPI_PCSn invalid delay | $(t_{BUS} \times 2) - 4$ | — | ns | 3 |
| DS5 | DSPI_SCK to DSPI_SOUT valid | — | 10 | ns | |
| DS6 | DSPI_SCK to DSPI_SOUT invalid | -7.8 | — | ns | |
| DS7 | DSPI_SIN to DSPI_SCK input setup | 24 | — | ns | |
| DS8 | DSPI_SCK to DSPI_SIN input hold | 0 | — | ns | |

1. The DSPI module can operate across the entire operating voltage for the processor, but to run across the full voltage range the maximum frequency of operation is reduced.
2. The delay is programmable in SPIx_CTARn[PSSCK] and SPIx_CTARn[CSSCK].
3. The delay is programmable in SPIx_CTARn[PASC] and SPIx_CTARn[ASC].

Table 38. Master mode DSPI timing fast pads (full voltage range)

| Num | Description | Min. | Max. | Unit | Notes |
|-----|-------------------------------------|--------------------------|-------------------|------|-------------------|
| | Operating voltage | 1.71 | 3.6 | V | 1 |
| | Frequency of operation | — | 25 | MHz | |
| DS1 | DSPI_SCK output cycle time | $4 \times t_{BUS}$ | — | ns | |
| DS2 | DSPI_SCK output high/low time | $(t_{SCK}/2) - 4$ | $(t_{SCK}/2) + 4$ | ns | |
| DS3 | DSPI_PCSn valid to DSPI_SCK delay | $(t_{BUS} \times 2) - 4$ | — | ns | 2 |
| DS4 | DSPI_SCK to DSPI_PCSn invalid delay | $(t_{BUS} \times 2) - 4$ | — | ns | 3 |
| DS5 | DSPI_SCK to DSPI_SOUT valid | — | 10 | ns | |
| DS6 | DSPI_SCK to DSPI_SOUT invalid | -7.8 | — | ns | |
| DS7 | DSPI_SIN to DSPI_SCK input setup | 17 | — | ns | |
| DS8 | DSPI_SCK to DSPI_SIN input hold | 0 | — | ns | |

1. The DSPI module can operate across the entire operating voltage for the processor, but to run across the full voltage range the maximum frequency of operation is reduced.
2. The delay is programmable in SPIx_CTARn[PSSCK] and SPIx_CTARn[CSSCK].
3. The delay is programmable in SPIx_CTARn[PASC] and SPIx_CTARn[ASC].


Table 39. Master mode DSPI timing open drain pads (full voltage range)

| Num | Description | Min. | Max. | Unit | Notes |
|-----|-------------------------------------|--------------------------|-------------------|------|-------------------|
| | Operating voltage | 1.71 | 3.6 | V | 1 |
| | Frequency of operation | — | 18.75 | MHz | |
| DS1 | DSPI_SCK output cycle time | $4 \times t_{BUS}$ | — | ns | |
| DS2 | DSPI_SCK output high/low time | $(t_{SCK}/2) - 4$ | $(t_{SCK}/2) + 4$ | ns | |
| DS3 | DSPI_PCSn valid to DSPI_SCK delay | $(t_{BUS} \times 2) - 4$ | — | ns | 2 |
| DS4 | DSPI_SCK to DSPI_PCSn invalid delay | $(t_{BUS} \times 2) - 4$ | — | ns | 3 |
| DS5 | DSPI_SCK to DSPI_SOUT valid | — | 26 | ns | |
| DS6 | DSPI_SCK to DSPI_SOUT invalid | -7.8 | — | ns | |
| DS7 | DSPI_SIN to DSPI_SCK input setup | 24 | — | ns | |
| DS8 | DSPI_SCK to DSPI_SIN input hold | 0 | — | ns | |

1. The DSPI module can operate across the entire operating voltage for the processor, but to run across the full voltage range the maximum frequency of operation is reduced.
2. The delay is programmable in SPIx_CTARn[PSSCK] and SPIx_CTARn[CSSCK].
3. The delay is programmable in SPIx_CTARn[PASC] and SPIx_CTARn[ASC].

Table 42. Slave mode DSPI timing for open drain pads (full voltage range)

| Num | Description | Min. | Max. | Unit |
|------|--|--------------------|-------------------|------|
| | Operating voltage | 1.71 | 3.6 | V |
| | Frequency of operation | — | 9.375 | MHz |
| DS9 | DSPI_SCK input cycle time | $8 \times t_{BUS}$ | — | ns |
| DS10 | DSPI_SCK input high/low time | $(t_{SCK}/2) - 4$ | $(t_{SCK}/2) + 4$ | ns |
| DS11 | DSPI_SCK to DSPI_SOUT valid | — | 43.5 | ns |
| DS12 | DSPI_SCK to DSPI_SOUT invalid | 0 | — | ns |
| DS13 | DSPI_SIN to DSPI_SCK input setup | 2.5 | — | ns |
| DS14 | DSPI_SCK to DSPI_SIN input hold | 7 | — | ns |
| DS15 | DSPI_SS active to DSPI_SOUT driven | — | 38 | ns |
| DS16 | DSPI_SS inactive to DSPI_SOUT not driven | — | 38 | ns |

**Figure 21. DSPI classic SPI timing — slave mode**

3.9.3 I²C

See [General switching specifications](#).

3.9.4 UART

See [General switching specifications](#).

3.10 Kinetis Motor Suite (KMS)

| 100 LQFP | 64 LQFP | 48 LQFP | Pin Name | Default | ALT0 | ALT1 | ALT2 | ALT3 | ALT4 | ALT5 | ALT6 | ALT7 |
|-------------|------------|------------|-------------------------------------|-------------------------------------|-------------------------------------|--------------------|-----------|-----------------|-----------------|------------|-----------------|------|
| 1 | 1 | — | PTE0/ CLKOUT32K | ADCB_CH6f | ADCB_CH6f | PTE0/ CLKOUT32K | | UART1_TX | XBAR0_ OUT10 | XBAR0_IN11 | | |
| 2 | 2 | — | PTE1/ LLWU_P0 | ADCB_CH7f | ADCB_CH7f | PTE1/ LLWU_P0 | | UART1_RX | XBAR0_ OUT11 | XBAR0_IN7 | | |
| 3 | — | — | PTE2/ LLWU_P1 | ADCB_CH6g | ADCB_CH6g | PTE2/ LLWU_P1 | | UART1_ CTS_b | | | | |
| 4 | — | — | PTE3 | ADCB_CH7g | ADCB_CH7g | PTE3 | | UART1_ RTS_b | | | | |
| 5 | — | — | PTE4/ LLWU_P2 | DISABLED | | PTE4/ LLWU_P2 | | | | | | |
| 6 | — | — | PTE5 | DISABLED | | PTE5 | | | | | FTM3_CH0 | |
| 7 | — | — | PTE6/ LLWU_P16 | DISABLED | | PTE6/ LLWU_P16 | | | | | FTM3_CH1 | |
| 8 | 3 | 1 | VDD | VDD | VDD | | | | | | | |
| 9 | 4 | 2 | VSS | VSS | VSS | | | | | | | |
| 10 | 5 | 3 | PTE16 | ADCA_CH0 | ADCA_CH0 | PTE16 | SPI0_PCS0 | UART1_TX | FTM_CLKIN0 | | FTM0_FLT3 | |
| 11 | 6 | 4 | PTE17/ LLWU_P19 | ADCA_CH1 | ADCA_CH1 | PTE17/ LLWU_P19 | SPI0_SCK | UART1_RX | FTM_CLKIN1 | | LPTMR0_ ALT3 | |
| 12 | 7 | 5 | PTE18/ LLWU_P20 | ADCB_CH0 | ADCB_CH0 | PTE18/ LLWU_P20 | SPI0_SOUT | UART1_ CTS_b | I2C0_SDA | | | |
| 13 | 8 | 6 | PTE19 | ADCB_CH1 | ADCB_CH1 | PTE19 | SPI0_SIN | UART1_ RTS_b | I2C0_SCL | | CMP3_OUT | |
| 14 | — | — | ADCA_CH6a | ADCA_CH6a | ADCA_CH6a | | | | | | | |
| 15 | — | — | ADCA_CH7a | ADCA_CH7a | ADCA_CH7a | | | | | | | |
| 16 | — | 7 | PTE20 | ADCA_CH6b | ADCA_CH6b | PTE20 | | FTM1_CH0 | UART0_TX | | | |
| 17 | — | 8 | PTE21 | ADCA_CH7b | ADCA_CH7b | PTE21 | | FTM1_CH1 | UART0_RX | | | |
| 18 | 9 | — | ADCA_CH2 | ADCA_CH2 | ADCA_CH2 | | | | | | | |
| 19 | 10 | — | ADCA_CH3 | ADCA_CH3 | ADCA_CH3 | | | | | | | |
| 20 | 11 | — | ADCA_CH6c | ADCA_CH6c | ADCA_CH6c | | | | | | | |
| 21 | 12 | — | ADCA_CH7c | ADCA_CH7c | ADCA_CH7c | | | | | | | |
| 22 | 13 | 9 | VDDA | VDDA | VDDA | | | | | | | |
| 23 | 14 | 10 | VREFH | VREFH | VREFH | | | | | | | |
| 24 | 15 | 11 | VREFL | VREFL | VREFL | | | | | | | |
| 25 | 16 | 12 | VSSA | VSSA | VSSA | | | | | | | |
| 26 | 17 | 13 | PTE29 | ADCA_CH4/ CMP1_IN5/ CMP0_IN5 | ADCA_CH4/ CMP1_IN5/ CMP0_IN5 | PTE29 | | FTM0_CH2 | | FTM_CLKIN0 | | |
| 27 | 18 | 14 | PTE30 | DAC0_OUT/ CMP1_IN3/ ADCA_CH5 | DAC0_OUT/ CMP1_IN3/ ADCA_CH5 | PTE30 | | FTM0_CH3 | | FTM_CLKIN1 | | |
| 28 | 19 | — | ADCA_CH6d/ CMP0_IN4/ CMP2_IN3 | ADCA_CH6d/ CMP0_IN4/ CMP2_IN3 | ADCA_CH6d/ CMP0_IN4/ CMP2_IN3 | | | | | | | |
| 29 | — | — | VSS | VSS | VSS | | | | | | | |

Pinout




Figure 23. 64-pin LQFP

Revision history

Table 43. Revision history (continued)

| Rev. No. | Date | Substantial Changes |
|----------|---------|--|
| | | <ul style="list-style-type: none"> • Obtaining package dimensions • Pinout • In table "Power consumption operating behaviors", removed the text "Maximum core frequency of 150 Mhz" from note for I_{DDA}. • In table "Typical device clock specifications", removed information about High Speed run mode. |
| 2 | 8/2015 | <ul style="list-style-type: none"> • Updated instances of operating frequency from 150 MHz to 168 Mhz • Changed document number from "KV4XP100M150" to "KV4XP100M168" due to the change in operating frequency • Part numbers ending with "15" changed to ending with "16" • Removed instances of MKV45, MKV43, and MKV40 part numbers • Updated MKV41 part numbers to MKV42 • Added part numbers MKV44F256VLL16 and MKV44F256VLH16 • Updated table "Orderable part numbers summary" • In table Recommended Operating Conditions : <ul style="list-style-type: none"> • Updated minimum digital supply voltage to 1.71 V • Added footnote numbers 2 and 3 • Removed rows for I_{OH}, I_{OL}, N_F, T_R, and t_{FLRET} • Updated table Voltage and current operating behaviors • Updated table Power mode transition operating behaviors • Updated table Power consumption operating behaviors • Updated table EMC radiated emissions operating behaviors • Updated table Typical device clock specifications • Updated table Thermal attributes • Updated the PLL section of table MCG specifications • Updated t_{ersall} value in table Flash timing specifications — commands • Added note to section 12-bit cyclic Analog-to-Digital Converter (ADC) parameters • Updated $I_{DDA_DACL\ P}$ and $I_{DDA_DACH\ P}$ values in table 12-bit DAC operating behaviors • Updated the pinouts • Added section Enhanced NanoEdge PWM characteristics |
| 3 | 06/2016 | <ul style="list-style-type: none"> • Changed occurrences of Freescale to NXP • In the features list, added a section for "Kinetis Motor Suite" • Added section Kinetis Motor Suite (KMS) • In table 12-bit ADC electrical specifications, changed typical value of ENOB from 9.5 to 9.1 |