




Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                                                           |
|----------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Active                                                                                                                                                    |
| Core Processor             | ARM® Cortex®-M4                                                                                                                                           |
| Core Size                  | 32-Bit Single-Core                                                                                                                                        |
| Speed                      | 50MHz                                                                                                                                                     |
| Connectivity               | I <sup>2</sup> C, IrDA, SPI, UART/USART                                                                                                                   |
| Peripherals                | DMA, I <sup>2</sup> S, LVD, POR, PWM, WDT                                                                                                                 |
| Number of I/O              | 24                                                                                                                                                        |
| Program Memory Size        | 128KB (128K x 8)                                                                                                                                          |
| Program Memory Type        | FLASH                                                                                                                                                     |
| EEPROM Size                | -                                                                                                                                                         |
| RAM Size                   | 16K x 8                                                                                                                                                   |
| Voltage - Supply (Vcc/Vdd) | 1.71V ~ 3.6V                                                                                                                                              |
| Data Converters            | A/D 10x16b                                                                                                                                                |
| Oscillator Type            | Internal                                                                                                                                                  |
| Operating Temperature      | -40°C ~ 105°C (TA)                                                                                                                                        |
| Mounting Type              | Surface Mount, Wettable Flank                                                                                                                             |
| Package / Case             | 32-VFQFN Exposed Pad                                                                                                                                      |
| Supplier Device Package    | 32-HVQFN (5x5)                                                                                                                                            |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/nxp-semiconductors/mk10dn128vfm5">https://www.e-xfl.com/product-detail/nxp-semiconductors/mk10dn128vfm5</a> |

# Table of Contents

|                                                                  |    |                                                                  |    |
|------------------------------------------------------------------|----|------------------------------------------------------------------|----|
| 1 Ordering parts.....                                            | 3  | 5.3.2 General switching specifications.....                      | 20 |
| 1.1 Determining valid orderable parts.....                       | 3  | 5.4 Thermal specifications.....                                  | 21 |
| 2 Part identification.....                                       | 3  | 5.4.1 Thermal operating requirements.....                        | 21 |
| 2.1 Description.....                                             | 3  | 5.4.2 Thermal attributes.....                                    | 21 |
| 2.2 Format.....                                                  | 3  | 6 Peripheral operating requirements and behaviors.....           | 22 |
| 2.3 Fields.....                                                  | 3  | 6.1 Core modules.....                                            | 22 |
| 2.4 Example.....                                                 | 4  | 6.1.1 JTAG electricals.....                                      | 22 |
| 3 Terminology and guidelines.....                                | 4  | 6.2 System modules.....                                          | 25 |
| 3.1 Definition: Operating requirement.....                       | 4  | 6.3 Clock modules.....                                           | 25 |
| 3.2 Definition: Operating behavior.....                          | 5  | 6.3.1 MCG specifications.....                                    | 25 |
| 3.3 Definition: Attribute.....                                   | 5  | 6.3.2 Oscillator electrical specifications.....                  | 27 |
| 3.4 Definition: Rating.....                                      | 6  | 6.3.3 32 kHz Oscillator Electrical Characteristics.....          | 29 |
| 3.5 Result of exceeding a rating.....                            | 6  | 6.4 Memories and memory interfaces.....                          | 30 |
| 3.6 Relationship between ratings and operating requirements..... | 6  | 6.4.1 Flash electrical specifications.....                       | 30 |
| 3.7 Guidelines for ratings and operating requirements.....       | 7  | 6.4.2 EzPort Switching Specifications.....                       | 34 |
| 3.8 Definition: Typical value.....                               | 7  | 6.5 Security and integrity modules.....                          | 35 |
| 3.9 Typical value conditions.....                                | 8  | 6.6 Analog.....                                                  | 35 |
| 4 Ratings.....                                                   | 9  | 6.6.1 ADC electrical specifications.....                         | 35 |
| 4.1 Thermal handling ratings.....                                | 9  | 6.6.2 CMP and 6-bit DAC electrical specifications.....           | 40 |
| 4.2 Moisture handling ratings.....                               | 9  | 6.7 Timers.....                                                  | 43 |
| 4.3 ESD handling ratings.....                                    | 9  | 6.8 Communication interfaces.....                                | 43 |
| 4.4 Voltage and current operating ratings.....                   | 9  | 6.8.1 DSPI switching specifications (limited voltage range)..... | 43 |
| 5 General.....                                                   | 10 | 6.8.2 DSPI switching specifications (full voltage range).....    | 45 |
| 5.1 AC electrical characteristics.....                           | 10 | 6.8.3 I2C switching specifications.....                          | 47 |
| 5.2 Nonswitching electrical specifications.....                  | 10 | 6.8.4 UART switching specifications.....                         | 47 |
| 5.2.1 Voltage and current operating requirements.....            | 10 | 6.8.5 I2S/SAI Switching Specifications.....                      | 47 |
| 5.2.2 LVD and POR operating requirements.....                    | 11 | 6.9 Human-machine interfaces (HMI).....                          | 51 |
| 5.2.3 Voltage and current operating behaviors.....               | 12 | 6.9.1 TSI electrical specifications.....                         | 51 |
| 5.2.4 Power mode transition operating behaviors.....             | 13 | 7 Dimensions.....                                                | 53 |
| 5.2.5 Power consumption operating behaviors.....                 | 14 | 7.1 Obtaining package dimensions.....                            | 53 |
| 5.2.6 EMC radiated emissions operating behaviors.....            | 18 | 8 Pinout.....                                                    | 53 |
| 5.2.7 Designing with radiated emissions in mind.....             | 19 | 8.1 K10 Signal Multiplexing and Pin Assignments.....             | 53 |
| 5.2.8 Capacitance attributes.....                                | 19 | 8.2 K10 Pinouts.....                                             | 54 |
| 5.3 Switching specifications.....                                | 19 | 9 Revision History.....                                          | 55 |
| 5.3.1 Device clock specifications.....                           | 19 |                                                                  |    |


### 3.8.1 Example 1

This is an example of an operating behavior that includes a typical value:

| Symbol   | Description                              | Min. | Typ. | Max. | Unit    |
|----------|------------------------------------------|------|------|------|---------|
| $I_{WP}$ | Digital I/O weak pullup/pulldown current | 10   | 70   | 130  | $\mu A$ |

### 3.8.2 Example 2

This is an example of a chart that shows typical values for various voltage and temperature conditions:



## 3.9 Typical value conditions

Typical values assume you meet the following conditions (or other conditions as specified):

| Symbol   | Description          | Value | Unit |
|----------|----------------------|-------|------|
| $T_A$    | Ambient temperature  | 25    | °C   |
| $V_{DD}$ | 3.3 V supply voltage | 3.3   | V    |

**Table 5. Power mode transition operating behaviors**

| Symbol    | Description                                                                                                                                                        | Min. | Max. | Unit    | Notes |
|-----------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|------|------|---------|-------|
| $t_{POR}$ | After a POR event, amount of time from the point $V_{DD}$ reaches 1.71 V to execution of the first instruction across the operating temperature range of the chip. | —    | 300  | $\mu s$ | 1     |
|           | • VLLS0 → RUN                                                                                                                                                      | —    | 130  | $\mu s$ |       |
|           | • VLLS1 → RUN                                                                                                                                                      | —    | 130  | $\mu s$ |       |
|           | • VLLS2 → RUN                                                                                                                                                      | —    | 70   | $\mu s$ |       |
|           | • VLLS3 → RUN                                                                                                                                                      | —    | 70   | $\mu s$ |       |
|           | • LLS → RUN                                                                                                                                                        | —    | 6    | $\mu s$ |       |
|           | • VLPS → RUN                                                                                                                                                       | —    | 5.2  | $\mu s$ |       |
|           | • STOP → RUN                                                                                                                                                       | —    | 5.2  | $\mu s$ |       |

1. Normal boot (FTFL\_OPT[LPBOOT]=1)

## 5.2.5 Power consumption operating behaviors

**Table 6. Power consumption operating behaviors**

| Symbol         | Description                                                                   | Min. | Typ. | Max.     | Unit | Notes |
|----------------|-------------------------------------------------------------------------------|------|------|----------|------|-------|
| $I_{DDA}$      | Analog supply current                                                         | —    | —    | See note | mA   | 1     |
| $I_{DD\_RUN}$  | Run mode current — all peripheral clocks disabled, code executing from flash  | —    | 13.7 | 15.1     | mA   | 2     |
|                |                                                                               | —    | 13.9 | 15.3     | mA   |       |
| $I_{DD\_RUN}$  | Run mode current — all peripheral clocks enabled, code executing from flash   | —    | 16.1 | 18.2     | mA   | 3, 4  |
|                |                                                                               | —    | 16.3 | 17.7     | mA   |       |
|                |                                                                               | —    | 16.7 | 18.4     | mA   |       |
|                |                                                                               | —    | 16.7 | 18.4     | mA   |       |
| $I_{DD\_WAIT}$ | Wait mode high frequency current at 3.0 V — all peripheral clocks disabled    | —    | 7.5  | 8.4      | mA   | 2     |
| $I_{DD\_WAIT}$ | Wait mode reduced frequency current at 3.0 V — all peripheral clocks disabled | —    | 5.6  | 6.4      | mA   | 5     |

Table continues on the next page...

**Table 6. Power consumption operating behaviors (continued)**

| Symbol                | Description                                                                                                                                                                          | Min. | Typ.  | Max. | Unit | Notes |
|-----------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------|-------|------|------|-------|
| I <sub>DD_VLPR</sub>  | Very-low-power run mode current at 3.0 V — all peripheral clocks disabled                                                                                                            | —    | 867   | —    | μA   | 6     |
| I <sub>DD_VLPR</sub>  | Very-low-power run mode current at 3.0 V — all peripheral clocks enabled                                                                                                             | —    | 1.1   | —    | mA   | 7     |
| I <sub>DD_VLPW</sub>  | Very-low-power wait mode current at 3.0 V                                                                                                                                            | —    | 509   | —    | μA   | 8     |
| I <sub>DD_STOP</sub>  | Stop mode current at 3.0 V <ul style="list-style-type: none"> <li>• @ -40 to 25°C</li> <li>• @ 70°C</li> <li>• @ 105°C</li> </ul>                                                    | —    | 310   | 426  | μA   |       |
|                       |                                                                                                                                                                                      | —    | 384   | 458  | μA   |       |
|                       |                                                                                                                                                                                      | —    | 629   | 1100 | μA   |       |
| I <sub>DD_VLPS</sub>  | Very-low-power stop mode current at 3.0 V <ul style="list-style-type: none"> <li>• @ -40 to 25°C</li> <li>• @ 70°C</li> <li>• @ 105°C</li> </ul>                                     | —    | 3.5   | 22.6 | μA   |       |
|                       |                                                                                                                                                                                      | —    | 20.7  | 52.9 | μA   |       |
|                       |                                                                                                                                                                                      | —    | 85    | 220  | μA   |       |
| I <sub>DD_LLS</sub>   | Low leakage stop mode current at 3.0 V <ul style="list-style-type: none"> <li>• @ -40 to 25°C</li> <li>• @ 70°C</li> <li>• @ 105°C</li> </ul>                                        | —    | 2.1   | 3.7  | μA   |       |
|                       |                                                                                                                                                                                      | —    | 7.7   | 43.1 | μA   |       |
|                       |                                                                                                                                                                                      | —    | 32.2  | 68   | μA   |       |
| I <sub>DD_VLLS3</sub> | Very low-leakage stop mode 3 current at 3.0 V <ul style="list-style-type: none"> <li>• @ -40 to 25°C</li> <li>• @ 70°C</li> <li>• @ 105°C</li> </ul>                                 | —    | 1.5   | 2.9  | μA   |       |
|                       |                                                                                                                                                                                      | —    | 4.8   | 22.5 | μA   |       |
|                       |                                                                                                                                                                                      | —    | 20    | 37.8 | μA   |       |
| I <sub>DD_VLLS2</sub> | Very low-leakage stop mode 2 current at 3.0 V <ul style="list-style-type: none"> <li>• @ -40 to 25°C</li> <li>• @ 70°C</li> <li>• @ 105°C</li> </ul>                                 | —    | 1.4   | 2.8  | μA   |       |
|                       |                                                                                                                                                                                      | —    | 4.1   | 19.2 | μA   |       |
|                       |                                                                                                                                                                                      | —    | 17.3  | 32.4 | μA   |       |
| I <sub>DD_VLLS1</sub> | Very low-leakage stop mode 1 current at 3.0 V <ul style="list-style-type: none"> <li>• @ -40 to 25°C</li> <li>• @ 70°C</li> <li>• @ 105°C</li> </ul>                                 | —    | 0.678 | 1.3  | μA   |       |
|                       |                                                                                                                                                                                      | —    | 2.8   | 13.6 | μA   |       |
|                       |                                                                                                                                                                                      | —    | 13.6  | 24.5 | μA   |       |
| I <sub>DD_VLLS0</sub> | Very low-leakage stop mode 0 current at 3.0 V with POR detect circuit enabled <ul style="list-style-type: none"> <li>• @ -40 to 25°C</li> <li>• @ 70°C</li> <li>• @ 105°C</li> </ul> | —    | 0.367 | 1.0  | μA   |       |
|                       |                                                                                                                                                                                      | —    | 2.4   | 13.3 | μA   |       |
|                       |                                                                                                                                                                                      | —    | 13.2  | 24.1 | μA   |       |

Table continues on the next page...

**Table 6. Power consumption operating behaviors (continued)**

| Symbol          | Description                                                                                                                                                                                                                                                                                                                                          | Min.                            | Typ.                                      | Max.                                     | Unit                             | Notes |
|-----------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------|-------------------------------------------|------------------------------------------|----------------------------------|-------|
| $I_{DD\_VLLS0}$ | Very low-leakage stop mode 0 current at 3.0 V with POR detect circuit disabled <ul style="list-style-type: none"> <li>• @ -40 to 25°C</li> <li>• @ 70°C</li> <li>• @ 105°C</li> </ul>                                                                                                                                                                | —<br>—<br>—                     | 0.176<br>2.2<br>13                        | 0.859<br>13.1<br>23.9                    | μA<br>μA<br>μA                   |       |
| $I_{DD\_VBAT}$  | Average current with RTC and 32kHz disabled at 3.0 V <ul style="list-style-type: none"> <li>• @ -40 to 25°C</li> <li>• @ 70°C</li> <li>• @ 105°C</li> </ul>                                                                                                                                                                                          | —<br>—<br>—                     | 0.19<br>0.49<br>2.2                       | 0.22<br>0.64<br>3.2                      | μA<br>μA<br>μA                   |       |
| $I_{DD\_VBAT}$  | Average current when CPU is not accessing RTC registers <ul style="list-style-type: none"> <li>• @ 1.8V <ul style="list-style-type: none"> <li>• @ -40 to 25°C</li> <li>• @ 70°C</li> <li>• @ 105°C</li> </ul> </li> <li>• @ 3.0V <ul style="list-style-type: none"> <li>• @ -40 to 25°C</li> <li>• @ 70°C</li> <li>• @ 105°C</li> </ul> </li> </ul> | —<br>—<br>—<br>—<br>—<br>—<br>— | 0.57<br>0.90<br>2.4<br>0.67<br>1.0<br>2.7 | 0.67<br>1.2<br>3.5<br>0.94<br>1.4<br>3.9 | μA<br>μA<br>μA<br>μA<br>μA<br>μA | 9     |

1. The analog supply current is the sum of the active or disabled current for each of the analog modules on the device. See each module's specification for its supply current.
2. 50MHz core and system clock, 25MHz bus clock, and 25MHz flash clock. MCG configured for FEI mode. All peripheral clocks disabled.
3. 50MHz core and system clock, 25MHz bus clock, and 25MHz flash clock. MCG configured for FEI mode. All peripheral clocks enabled, and peripherals are in active operation.
4. Max values are measured with CPU executing DSP instructions
5. 25MHz core and system clock, 25MHz bus clock, and 12.5MHz flash clock. MCG configured for FEI mode.
6. 4 MHz core, system, and bus clock and 1MHz flash clock. MCG configured for BLPE mode. All peripheral clocks disabled. Code executing from flash.
7. 4 MHz core, system, and bus clock and 1MHz flash clock. MCG configured for BLPE mode. All peripheral clocks enabled but peripherals are not in active operation. Code executing from flash.
8. 4 MHz core, system, and bus clock and 1MHz flash clock. MCG configured for BLPE mode. All peripheral clocks disabled.
9. Includes 32kHz oscillator current and RTC operation.

### 5.2.5.1 Diagram: Typical $I_{DD\_RUN}$ operating behavior

The following data was measured under these conditions:

- MCG in FBE mode
- No GPIOs toggled
- Code execution from flash with cache enabled
- For the ALLOFF curve, all peripheral clocks are disabled except FTFL

**Table 9. Device clock specifications (continued)**

| Symbol                    | Description                    | Min. | Max. | Unit | Notes |
|---------------------------|--------------------------------|------|------|------|-------|
| $f_{\text{LPTMR\_pin}}$   | LPTMR clock                    | —    | 25   | MHz  |       |
| $f_{\text{LPTMR\_ERCLK}}$ | LPTMR external reference clock | —    | 16   | MHz  |       |
| $f_{\text{I2S\_MCLK}}$    | I2S master clock               | —    | 12.5 | MHz  |       |
| $f_{\text{I2S\_BCLK}}$    | I2S bit clock                  | —    | 4    | MHz  |       |

1. The frequency limitations in VLPR mode here override any frequency specification listed in the timing specification for any other module.

### 5.3.2 General switching specifications

These general purpose specifications apply to all signals configured for GPIO, UART, CMT, and I<sup>2</sup>C signals.

**Table 10. General switching specifications**


| Symbol | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | Min.             | Max.                    | Unit                 | Notes |
|--------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------|-------------------------|----------------------|-------|
|        | GPIO pin interrupt pulse width (digital glitch filter disabled) — Synchronous path                                                                                                                                                                                                                                                                                                                                                                                                | 1.5              | —                       | Bus clock cycles     | 1, 2  |
|        | GPIO pin interrupt pulse width (digital glitch filter disabled, analog filter enabled) — Asynchronous path                                                                                                                                                                                                                                                                                                                                                                        | 100              | —                       | ns                   | 3     |
|        | GPIO pin interrupt pulse width (digital glitch filter disabled, analog filter disabled) — Asynchronous path                                                                                                                                                                                                                                                                                                                                                                       | 50               | —                       | ns                   | 3     |
|        | External reset pulse width (digital glitch filter disabled)                                                                                                                                                                                                                                                                                                                                                                                                                       | 100              | —                       | ns                   | 3     |
|        | Mode select ( $\overline{\text{EZP\_CS}}$ ) hold time after reset deassertion                                                                                                                                                                                                                                                                                                                                                                                                     | 2                | —                       | Bus clock cycles     |       |
|        | Port rise and fall time (high drive strength) <ul style="list-style-type: none"> <li>Slew disabled <ul style="list-style-type: none"> <li><math>1.71 \leq V_{\text{DD}} \leq 2.7\text{V}</math></li> <li><math>2.7 \leq V_{\text{DD}} \leq 3.6\text{V}</math></li> </ul> </li> <li>Slew enabled <ul style="list-style-type: none"> <li><math>1.71 \leq V_{\text{DD}} \leq 2.7\text{V}</math></li> <li><math>2.7 \leq V_{\text{DD}} \leq 3.6\text{V}</math></li> </ul> </li> </ul> | —<br>—<br>—<br>— | 13<br><br>7<br>36<br>24 | ns<br>ns<br>ns<br>ns | 4     |


Table continues on the next page...

**Table 12. JTAG voltage range electricals (continued)**


| Symbol | Description                                                                                                        | Min.       | Max.     | Unit           |
|--------|--------------------------------------------------------------------------------------------------------------------|------------|----------|----------------|
| J1     | TCLK frequency of operation <ul style="list-style-type: none"> <li>• JTAG</li> <li>• CJTAG</li> </ul>              | —<br>—     | 10<br>5  | MHz            |
| J2     | TCLK cycle period                                                                                                  | 1/J1       | —        | ns             |
| J3     | TCLK clock pulse width <ul style="list-style-type: none"> <li>• JTAG</li> <li>• CJTAG</li> </ul>                   | 100<br>200 | —<br>—   | ns<br>ns<br>ns |
| J4     | TCLK rise and fall times                                                                                           | —          | 1        | ns             |
| J5     | TMS input data setup time to TCLK rise <ul style="list-style-type: none"> <li>• JTAG</li> <li>• CJTAG</li> </ul>   | 53<br>112  | —<br>—   | ns             |
| J6     | TDI input data setup time to TCLK rise                                                                             | 8          | —        | ns             |
| J7     | TMS input data hold time after TCLK rise <ul style="list-style-type: none"> <li>• JTAG</li> <li>• CJTAG</li> </ul> | 3.4<br>3.4 | —<br>—   | ns             |
| J8     | TDI input data hold time after TCLK rise                                                                           | 3.4        | —        | ns             |
| J9     | TCLK low to TMS data valid <ul style="list-style-type: none"> <li>• JTAG</li> <li>• CJTAG</li> </ul>               | —<br>—     | 48<br>85 | ns             |
| J10    | TCLK low to TDO data valid                                                                                         | —          | 48       | ns             |
| J11    | Output data hold/invalid time after clock edge <sup>1</sup>                                                        | —          | 3        | ns             |

1. They are common for JTAG and CJTAG. Input transition = 1 ns and Output load = 50pf

**Figure 4. Test clock input timing**



**Figure 5. Boundary scan (JTAG) timing**



**Figure 6. Test Access Port timing**

**Table 13. MCG specifications (continued)**

| Symbol                       | Description                                                                                                                 |                                                         | Min.   | Typ.      | Max.    | Unit     | Notes |
|------------------------------|-----------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------|--------|-----------|---------|----------|-------|
| f <sub>fill_ref</sub>        | FLL reference frequency range                                                                                               |                                                         | 31.25  | —         | 39.0625 | kHz      |       |
| f <sub>dco</sub>             | DCO output frequency range                                                                                                  | Low range (DRS=00)<br>640 × f <sub>fill_ref</sub>       | 20     | 20.97     | 25      | MHz      | 2, 3  |
|                              |                                                                                                                             | Mid range (DRS=01)<br>1280 × f <sub>fill_ref</sub>      | 40     | 41.94     | 50      | MHz      |       |
|                              |                                                                                                                             | Mid-high range (DRS=10)<br>1920 × f <sub>fill_ref</sub> | 60     | 62.91     | 75      | MHz      |       |
|                              |                                                                                                                             | High range (DRS=11)<br>2560 × f <sub>fill_ref</sub>     | 80     | 83.89     | 100     | MHz      |       |
| f <sub>dco_t_DMx3</sub><br>2 | DCO output frequency                                                                                                        | Low range (DRS=00)<br>732 × f <sub>fill_ref</sub>       | —      | 23.99     | —       | MHz      | 4, 5  |
|                              |                                                                                                                             | Mid range (DRS=01)<br>1464 × f <sub>fill_ref</sub>      | —      | 47.97     | —       | MHz      |       |
|                              |                                                                                                                             | Mid-high range (DRS=10)<br>2197 × f <sub>fill_ref</sub> | —      | 71.99     | —       | MHz      |       |
|                              |                                                                                                                             | High range (DRS=11)<br>2929 × f <sub>fill_ref</sub>     | —      | 95.98     | —       | MHz      |       |
| J <sub>cyc_fill</sub>        | FLL period jitter                                                                                                           |                                                         | —      | 180       | —       | ps       |       |
|                              | • f <sub>VCO</sub> = 48 MHz<br>• f <sub>VCO</sub> = 98 MHz                                                                  |                                                         | —      | 150       | —       |          |       |
| t <sub>fill_acquire</sub>    | FLL target frequency acquisition time                                                                                       |                                                         | —      | —         | 1       | ms       | 6     |
| PLL                          |                                                                                                                             |                                                         |        |           |         |          |       |
| f <sub>vco</sub>             | VCO operating frequency                                                                                                     |                                                         | 48.0   | —         | 100     | MHz      |       |
| I <sub>pll</sub>             | PLL operating current<br>• PLL @ 96 MHz (f <sub>osc_hi_1</sub> = 8 MHz, f <sub>pll_ref</sub> = 2 MHz, VDIV multiplier = 48) |                                                         | —      | 1060      | —       | μA       | 7     |
| I <sub>pll</sub>             | PLL operating current<br>• PLL @ 48 MHz (f <sub>osc_hi_1</sub> = 8 MHz, f <sub>pll_ref</sub> = 2 MHz, VDIV multiplier = 24) |                                                         | —      | 600       | —       | μA       | 7     |
| f <sub>pll_ref</sub>         | PLL reference frequency range                                                                                               |                                                         | 2.0    | —         | 4.0     | MHz      |       |
| J <sub>cyc_pll</sub>         | PLL period jitter (RMS)                                                                                                     |                                                         |        |           |         |          | 8     |
|                              | • f <sub>vco</sub> = 48 MHz<br>• f <sub>vco</sub> = 100 MHz                                                                 |                                                         | —<br>— | 120<br>50 | —<br>—  | ps<br>ps |       |

Table continues on the next page...

**Table 13. MCG specifications (continued)**

| Symbol          | Description                                                                                                                                                         | Min.       | Typ. | Max.                                        | Unit | Notes |
|-----------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------|------|---------------------------------------------|------|-------|
| $J_{acc\_pll}$  | PLL accumulated jitter over 1 $\mu$ s (RMS) <ul style="list-style-type: none"> <li><math>f_{vco} = 48</math> MHz</li> <li><math>f_{vco} = 100</math> MHz</li> </ul> | —          | 1350 | —                                           | ps   | 8     |
|                 |                                                                                                                                                                     | —          | 600  | —                                           | ps   |       |
| $D_{lock}$      | Lock entry frequency tolerance                                                                                                                                      | $\pm 1.49$ | —    | $\pm 2.98$                                  | %    |       |
| $D_{unl}$       | Lock exit frequency tolerance                                                                                                                                       | $\pm 4.47$ | —    | $\pm 5.97$                                  | %    |       |
| $t_{pll\_lock}$ | Lock detector detection time                                                                                                                                        | —          | —    | $150 \times 10^{-6} + 1075(1/f_{pll\_ref})$ | s    | 9     |

1. This parameter is measured with the internal reference (slow clock) being used as a reference to the FLL (FEI clock mode).
2. These typical values listed are with the slow internal reference clock (FEI) using factory trim and DMX32=0.
3. The resulting system clock frequencies should not exceed their maximum specified values. The DCO frequency deviation ( $\Delta f_{dco\_t}$ ) over voltage and temperature should be considered.
4. These typical values listed are with the slow internal reference clock (FEI) using factory trim and DMX32=1.
5. The resulting clock frequency must not exceed the maximum specified clock frequency of the device.
6. This specification applies to any time the FLL reference source or reference divider is changed, trim value is changed, DMX32 bit is changed, DRS bits are changed, or changing from FLL disabled (BLPE, BLPI) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.
7. Excludes any oscillator currents that are also consuming power while PLL is in operation.
8. This specification was obtained using a Freescale developed PCB. PLL jitter is dependent on the noise characteristics of each PCB and results will vary.
9. This specification applies to any time the PLL VCO divider or reference divider is changed, or changing from PLL disabled (BLPE, BLPI) to PLL enabled (PBE, PEE). If a crystal/resonator is being used as the reference, this specification assumes it is already running.

## 6.3.2 Oscillator electrical specifications

This section provides the electrical characteristics of the module.

### 6.3.2.1 Oscillator DC electrical specifications

**Table 14. Oscillator DC electrical specifications**

| Symbol      | Description                             | Min. | Typ. | Max. | Unit    | Notes |
|-------------|-----------------------------------------|------|------|------|---------|-------|
| $V_{DD}$    | Supply voltage                          | 1.71 | —    | 3.6  | V       |       |
| $I_{DDOSC}$ | Supply current — low-power mode (HGO=0) |      |      |      |         | 1     |
|             | • 32 kHz                                | —    | 500  | —    | nA      |       |
|             | • 4 MHz                                 | —    | 200  | —    | $\mu$ A |       |
|             | • 8 MHz (RANGE=01)                      | —    | 300  | —    | $\mu$ A |       |
|             | • 16 MHz                                | —    | 950  | —    | $\mu$ A |       |
|             | • 24 MHz                                | —    | 1.2  | —    | mA      |       |
|             | • 32 MHz                                | —    | 1.5  | —    | mA      |       |

Table continues on the next page...

**Table 14. Oscillator DC electrical specifications (continued)**

| Symbol                       | Description                                                                                      | Min. | Typ.            | Max. | Unit | Notes |
|------------------------------|--------------------------------------------------------------------------------------------------|------|-----------------|------|------|-------|
| I <sub>DDOSC</sub>           | Supply current — high gain mode (HGO=1)                                                          |      |                 |      |      | 1     |
|                              | • 32 kHz                                                                                         | —    | 25              | —    | μA   |       |
|                              | • 4 MHz                                                                                          | —    | 400             | —    | μA   |       |
|                              | • 8 MHz (RANGE=01)                                                                               | —    | 500             | —    | μA   |       |
|                              | • 16 MHz                                                                                         | —    | 2.5             | —    | mA   |       |
|                              | • 24 MHz                                                                                         | —    | 3               | —    | mA   |       |
|                              | • 32 MHz                                                                                         | —    | 4               | —    | mA   |       |
| C <sub>x</sub>               | EXTAL load capacitance                                                                           | —    | —               | —    |      | 2, 3  |
| C <sub>y</sub>               | XTAL load capacitance                                                                            | —    | —               | —    |      | 2, 3  |
| R <sub>F</sub>               | Feedback resistor — low-frequency, low-power mode (HGO=0)                                        | —    | —               | —    | MΩ   | 2, 4  |
|                              | Feedback resistor — low-frequency, high-gain mode (HGO=1)                                        | —    | 10              | —    | MΩ   |       |
|                              | Feedback resistor — high-frequency, low-power mode (HGO=0)                                       | —    | —               | —    | MΩ   |       |
|                              | Feedback resistor — high-frequency, high-gain mode (HGO=1)                                       | —    | 1               | —    | MΩ   |       |
| R <sub>S</sub>               | Series resistor — low-frequency, low-power mode (HGO=0)                                          | —    | —               | —    | kΩ   |       |
|                              | Series resistor — low-frequency, high-gain mode (HGO=1)                                          | —    | 200             | —    | kΩ   |       |
|                              | Series resistor — high-frequency, low-power mode (HGO=0)                                         | —    | —               | —    | kΩ   |       |
|                              | Series resistor — high-frequency, high-gain mode (HGO=1)                                         | —    | 0               | —    | kΩ   |       |
| V <sub>pp</sub> <sup>5</sup> | Peak-to-peak amplitude of oscillation (oscillator mode) — low-frequency, low-power mode (HGO=0)  | —    | 0.6             | —    | V    |       |
|                              | Peak-to-peak amplitude of oscillation (oscillator mode) — low-frequency, high-gain mode (HGO=1)  | —    | V <sub>DD</sub> | —    | V    |       |
|                              | Peak-to-peak amplitude of oscillation (oscillator mode) — high-frequency, low-power mode (HGO=0) | —    | 0.6             | —    | V    |       |
|                              | Peak-to-peak amplitude of oscillation (oscillator mode) — high-frequency, high-gain mode (HGO=1) | —    | V <sub>DD</sub> | —    | V    |       |

1. V<sub>DD</sub>=3.3 V, Temperature =25 °C

2. See crystal or resonator manufacturer's recommendation

3. C<sub>x</sub>,C<sub>y</sub> can be provided by using either the integrated capacitors or by using external components.4. When low power mode is selected, R<sub>F</sub> is integrated and must not be attached externally.

**Table 19. Flash command timing specifications (continued)**

| Symbol                                         | Description                                                       | Min. | Typ. | Max. | Unit          | Notes |
|------------------------------------------------|-------------------------------------------------------------------|------|------|------|---------------|-------|
| Word-write to FlexRAM for EEPROM operation     |                                                                   |      |      |      |               |       |
| $t_{\text{eewr16bers}}$                        | Word-write to erased FlexRAM location execution time              | —    | 175  | 260  | $\mu\text{s}$ |       |
| $t_{\text{eewr16b8k}}$                         | Word-write to FlexRAM execution time:<br>• 8 KB EEPROM backup     | —    | 340  | 1700 | $\mu\text{s}$ |       |
| $t_{\text{eewr16b16k}}$                        | • 16 KB EEPROM backup                                             | —    | 385  | 1800 | $\mu\text{s}$ |       |
| $t_{\text{eewr16b32k}}$                        | • 32 KB EEPROM backup                                             | —    | 475  | 2000 | $\mu\text{s}$ |       |
| Longword-write to FlexRAM for EEPROM operation |                                                                   |      |      |      |               |       |
| $t_{\text{eewr32bers}}$                        | Longword-write to erased FlexRAM location execution time          | —    | 360  | 540  | $\mu\text{s}$ |       |
| $t_{\text{eewr32b8k}}$                         | Longword-write to FlexRAM execution time:<br>• 8 KB EEPROM backup | —    | 545  | 1950 | $\mu\text{s}$ |       |
| $t_{\text{eewr32b16k}}$                        | • 16 KB EEPROM backup                                             | —    | 630  | 2050 | $\mu\text{s}$ |       |
| $t_{\text{eewr32b32k}}$                        | • 32 KB EEPROM backup                                             | —    | 810  | 2250 | $\mu\text{s}$ |       |

1. Assumes 25MHz flash clock frequency.
2. Maximum times for erase parameters based on expectations at cycling end-of-life.
3. For byte-writes to an erased FlexRAM location, the aligned word containing the byte must be erased.

### 6.4.1.3 Flash high voltage current behaviors

**Table 20. Flash high voltage current behaviors**

| Symbol               | Description                                                           | Min. | Typ. | Max. | Unit |
|----------------------|-----------------------------------------------------------------------|------|------|------|------|
| $I_{\text{DD\_PGM}}$ | Average current adder during high voltage flash programming operation | —    | 2.5  | 6.0  | mA   |
| $I_{\text{DD\_ERS}}$ | Average current adder during high voltage flash erase operation       | —    | 1.5  | 4.0  | mA   |

### 6.4.1.4 Reliability specifications


**Table 21. NVM reliability specifications**

| Symbol                   | Description                            | Min. | Typ. <sup>1</sup> | Max. | Unit   | Notes |
|--------------------------|----------------------------------------|------|-------------------|------|--------|-------|
| Program Flash            |                                        |      |                   |      |        |       |
| $t_{\text{nv mretp10k}}$ | Data retention after up to 10 K cycles | 5    | 50                | —    | years  |       |
| $t_{\text{nv mretp1k}}$  | Data retention after up to 1 K cycles  | 20   | 100               | —    | years  |       |
| $n_{\text{nv mcycp}}$    | Cycling endurance                      | 10 K | 50 K              | —    | cycles | 2     |
| Data Flash               |                                        |      |                   |      |        |       |
| $t_{\text{nv mretd10k}}$ | Data retention after up to 10 K cycles | 5    | 50                | —    | years  |       |

Table continues on the next page...

**Table 22. EzPort switching specifications (continued)**

| Num  | Description                                                                        | Min.                          | Max.               | Unit |
|------|------------------------------------------------------------------------------------|-------------------------------|--------------------|------|
| EP1  | EZP_CK frequency of operation (all commands except READ)                           | —                             | $f_{\text{SYS}}/2$ | MHz  |
| EP1a | EZP_CK frequency of operation (READ command)                                       | —                             | $f_{\text{SYS}}/8$ | MHz  |
| EP2  | $\overline{\text{EZP\_CS}}$ negation to next $\overline{\text{EZP\_CS}}$ assertion | $2 \times t_{\text{EZP\_CK}}$ | —                  | ns   |
| EP3  | $\overline{\text{EZP\_CS}}$ input valid to EZP_CK high (setup)                     | 5                             | —                  | ns   |
| EP4  | EZP_CK high to $\overline{\text{EZP\_CS}}$ input invalid (hold)                    | 5                             | —                  | ns   |
| EP5  | EZP_D input valid to EZP_CK high (setup)                                           | 2                             | —                  | ns   |
| EP6  | EZP_CK high to EZP_D input invalid (hold)                                          | 5                             | —                  | ns   |
| EP7  | EZP_CK low to EZP_Q output valid                                                   | —                             | 17                 | ns   |
| EP8  | EZP_CK low to EZP_Q output invalid (hold)                                          | 0                             | —                  | ns   |
| EP9  | $\overline{\text{EZP\_CS}}$ negation to EZP_Q tri-state                            | —                             | 12                 | ns   |

**Figure 9. EzPort Timing Diagram**

## 6.5 Security and integrity modules

There are no specifications necessary for the device's security and integrity modules.

## 6.6 Analog

## 6.6.1 ADC electrical specifications

The 16-bit accuracy specifications listed in [Table 23](#) and [Table 24](#) are achievable on the differential pins ADCx\_DP0, ADCx\_DM0.

All other ADC channels meet the 13-bit differential/12-bit single-ended accuracy specifications.

### 6.6.1.1 16-bit ADC operating conditions

**Table 23. 16-bit ADC operating conditions**


| Symbol            | Description                    | Conditions                                                                                             | Min.              | Typ. <sup>1</sup> | Max.              | Unit | Notes             |
|-------------------|--------------------------------|--------------------------------------------------------------------------------------------------------|-------------------|-------------------|-------------------|------|-------------------|
| V <sub>DDA</sub>  | Supply voltage                 | Absolute                                                                                               | 1.71              | —                 | 3.6               | V    |                   |
| ΔV <sub>DDA</sub> | Supply voltage                 | Delta to V <sub>DD</sub> (V <sub>DD</sub> - V <sub>DDA</sub> )                                         | -100              | 0                 | +100              | mV   | <a href="#">2</a> |
| ΔV <sub>SSA</sub> | Ground voltage                 | Delta to V <sub>SS</sub> (V <sub>SS</sub> - V <sub>SSA</sub> )                                         | -100              | 0                 | +100              | mV   | <a href="#">2</a> |
| V <sub>REFH</sub> | ADC reference voltage high     |                                                                                                        | 1.13              | V <sub>DDA</sub>  | V <sub>DDA</sub>  | V    |                   |
| V <sub>REFL</sub> | Reference voltage low          |                                                                                                        | V <sub>SSA</sub>  | V <sub>SSA</sub>  | V <sub>SSA</sub>  | V    |                   |
| V <sub>ADIN</sub> | Input voltage                  |                                                                                                        | V <sub>REFL</sub> | —                 | V <sub>REFH</sub> | V    |                   |
| C <sub>ADIN</sub> | Input capacitance              | <ul style="list-style-type: none"> <li>16 bit modes</li> <li>8/10/12 bit modes</li> </ul>              | —<br>—            | 8<br>4            | 10<br>5           | pF   |                   |
| R <sub>ADIN</sub> | Input resistance               |                                                                                                        | —                 | 2                 | 5                 | kΩ   |                   |
| R <sub>AS</sub>   | Analog source resistance       | 12 bit modes<br>f <sub>ADCK</sub> < 4MHz                                                               | —                 | —                 | 5                 | kΩ   | <a href="#">3</a> |
| f <sub>ADCK</sub> | ADC conversion clock frequency | ≤ bit modes                                                                                            | 1.0               | —                 | 18.0              | MHz  | <a href="#">4</a> |
| f <sub>ADCK</sub> | ADC conversion clock frequency | 16 bit modes                                                                                           | 2.0               | —                 | 12.0              | MHz  | <a href="#">4</a> |
| C <sub>rate</sub> | ADC conversion rate            | ≤ bit modes<br>No ADC hardware averaging<br>Continuous conversions enabled, subsequent conversion time | 20.000            | —                 | 818.330           | Ksps | <a href="#">5</a> |

*Table continues on the next page...*

**Table 23. 16-bit ADC operating conditions (continued)**

| Symbol     | Description         | Conditions                                                                                              | Min.   | Typ. <sup>1</sup> | Max.    | Unit | Notes |
|------------|---------------------|---------------------------------------------------------------------------------------------------------|--------|-------------------|---------|------|-------|
| $C_{rate}$ | ADC conversion rate | 16 bit modes<br>No ADC hardware averaging<br>Continuous conversions enabled, subsequent conversion time | 37.037 | —                 | 461.467 | Ksps | 5     |

1. Typical values assume  $V_{DDA} = 3.0\text{ V}$ ,  $\text{Temp} = 25^{\circ}\text{C}$ ,  $f_{ADCK} = 1.0\text{ MHz}$  unless otherwise stated. Typical values are for reference only and are not tested in production.
2. DC potential difference.
3. This resistance is external to MCU. The analog source resistance should be kept as low as possible in order to achieve the best results. The results in this datasheet were derived from a system which has  $<8\ \Omega$  analog source resistance. The  $R_{AS}/C_{AS}$  time constant should be kept to  $<1\text{ ns}$ .
4. To use the maximum ADC conversion clock frequency, the ADHSC bit should be set and the ADLPC bit should be clear.
5. For guidelines and examples of conversion rate calculation, download the ADC calculator tool: [http://cache.freescale.com/files/soft\\_dev\\_tools/software/app\\_software/converters/ADC\\_CALCULATOR\\_CNV.zip?fp=1](http://cache.freescale.com/files/soft_dev_tools/software/app_software/converters/ADC_CALCULATOR_CNV.zip?fp=1)

**Figure 10. ADC input impedance equivalency diagram**

### 6.6.1.2 16-bit ADC electrical characteristics

**Table 24. 16-bit ADC characteristics ( $V_{REFH} = V_{DDA}$ ,  $V_{REFL} = V_{SSA}$ )**

| Symbol         | Description    | Conditions <sup>1</sup> | Min.  | Typ. <sup>2</sup> | Max. | Unit | Notes |
|----------------|----------------|-------------------------|-------|-------------------|------|------|-------|
| $I_{DDA\_ADC}$ | Supply current |                         | 0.215 | —                 | 1.7  | mA   | 3     |

Table continues on the next page...

**Table 24. 16-bit ADC characteristics ( $V_{REFH} = V_{DDA}$ ,  $V_{REFL} = V_{SSA}$ ) (continued)**

| Symbol      | Description                     | Conditions <sup>1</sup>                                                                                                                                                                           | Min.                             | Typ. <sup>2</sup>                | Max.                         | Unit                             | Notes                     |
|-------------|---------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------|----------------------------------|------------------------------|----------------------------------|---------------------------|
| $f_{ADACK}$ | ADC asynchronous clock source   | <ul style="list-style-type: none"> <li>ADLPC=1, ADHSC=0</li> <li>ADLPC=1, ADHSC=1</li> <li>ADLPC=0, ADHSC=0</li> <li>ADLPC=0, ADHSC=1</li> </ul>                                                  | 1.2<br>3.0<br>2.4<br>4.4         | 2.4<br>4.0<br>5.2<br>6.2         | 3.9<br>7.3<br>6.1<br>9.5     | MHz<br>MHz<br>MHz<br>MHz         | $t_{ADACK} = 1/f_{ADACK}$ |
|             | Sample Time                     | See Reference Manual chapter for sample times                                                                                                                                                     |                                  |                                  |                              |                                  |                           |
| TUE         | Total unadjusted error          | <ul style="list-style-type: none"> <li>12 bit modes</li> <li>&lt;12 bit modes</li> </ul>                                                                                                          | —<br>—                           | $\pm 4$<br>$\pm 1.4$             | $\pm 6.8$<br>$\pm 2.1$       | LSB <sup>4</sup>                 | 5                         |
| DNL         | Differential non-linearity      | <ul style="list-style-type: none"> <li>12 bit modes</li> <li>&lt;12 bit modes</li> </ul>                                                                                                          | —<br>—                           | $\pm 0.7$<br>$\pm 0.2$           | -1.1 to +1.9<br>-0.3 to 0.5  | LSB <sup>4</sup>                 | 5                         |
| INL         | Integral non-linearity          | <ul style="list-style-type: none"> <li>12 bit modes</li> <li>&lt;12 bit modes</li> </ul>                                                                                                          | —<br>—                           | $\pm 1.0$<br>$\pm 0.5$           | -2.7 to +1.9<br>-0.7 to +0.5 | LSB <sup>4</sup>                 | 5                         |
| $E_{FS}$    | Full-scale error                | <ul style="list-style-type: none"> <li>12 bit modes</li> <li>&lt;12 bit modes</li> </ul>                                                                                                          | —<br>—                           | -4<br>-1.4                       | -5.4<br>-1.8                 | LSB <sup>4</sup>                 | $V_{ADIN} = V_{DDA}$<br>5 |
| $E_Q$       | Quantization error              | <ul style="list-style-type: none"> <li>16 bit modes</li> <li>bit modes</li> </ul>                                                                                                                 | —<br>—                           | -1 to 0<br>—                     | —<br>$\pm 0.5$               | LSB <sup>4</sup>                 |                           |
| ENOB        | Effective number of bits        | 16 bit differential mode <ul style="list-style-type: none"> <li>Avg=32</li> <li>Avg=4</li> </ul> 16 bit single-ended mode <ul style="list-style-type: none"> <li>Avg=32</li> <li>Avg=4</li> </ul> | 12.8<br>11.9<br><br>12.2<br>11.4 | 14.5<br>13.8<br><br>13.9<br>13.1 | —<br>—<br><br>—<br>—         | bits<br>bits<br><br>bits<br>bits | 6                         |
| SINAD       | Signal-to-noise plus distortion | See ENOB                                                                                                                                                                                          | $6.02 \times \text{ENOB} + 1.76$ |                                  |                              | dB                               |                           |
| THD         | Total harmonic distortion       | 16 bit differential mode <ul style="list-style-type: none"> <li>Avg=32</li> </ul> 16 bit single-ended mode <ul style="list-style-type: none"> <li>Avg=32</li> </ul>                               | —<br>—                           | -94<br>-85                       | —<br>—                       | dB<br>dB                         | 7                         |

Table continues on the next page...





Figure 13. Typical hysteresis vs. Vin level (VDD=3.3V, PMODE=0)

**Table 33. I2S/SAI slave mode timing in VLPR, VLPW, and VLPS modes (full voltage range) (continued)**

| Num. | Characteristic                                                 | Min. | Max. | Unit        |
|------|----------------------------------------------------------------|------|------|-------------|
| S12  | I2S_TX_BCLK/I2S_RX_BCLK pulse width high/low (input)           | 45%  | 55%  | MCLK period |
| S13  | I2S_TX_FS/I2S_RX_FS input setup before I2S_TX_BCLK/I2S_RX_BCLK | 30   | —    | ns          |
| S14  | I2S_TX_FS/I2S_RX_FS input hold after I2S_TX_BCLK/I2S_RX_BCLK   | 3    | —    | ns          |
| S15  | I2S_TX_BCLK to I2S_TXD/I2S_TX_FS output valid                  | —    | 63   | ns          |
| S16  | I2S_TX_BCLK to I2S_TXD/I2S_TX_FS output invalid                | 0    | —    | ns          |
| S17  | I2S_RXD setup before I2S_RX_BCLK                               | 30   | —    | ns          |
| S18  | I2S_RXD hold after I2S_RX_BCLK                                 | 2    | —    | ns          |
| S19  | I2S_TX_FS input assertion to I2S_TXD output valid <sup>1</sup> | —    | 72   | ns          |

1. Applies to first bit in each frame and only if the TCR4[FSE] bit is clear

**Figure 22. I2S/SAI timing — slave modes**

## 6.9 Human-machine interfaces (HMI)

### 6.9.1 TSI electrical specifications

**Table 34. TSI electrical specifications**

| Symbol             | Description                        | Min. | Typ. | Max. | Unit | Notes |
|--------------------|------------------------------------|------|------|------|------|-------|
| V <sub>DDTSI</sub> | Operating voltage                  | 1.71 | —    | 3.6  | V    |       |
| C <sub>ELE</sub>   | Target electrode capacitance range | 1    | 20   | 500  | pF   | 1     |

Table continues on the next page...

**Table 34. TSI electrical specifications (continued)**

| Symbol               | Description                                                                                                        | Min.   | Typ.    | Max.    | Unit     | Notes |
|----------------------|--------------------------------------------------------------------------------------------------------------------|--------|---------|---------|----------|-------|
| f <sub>REFmax</sub>  | Reference oscillator frequency                                                                                     | —      | 8       | 15      | MHz      | 2, 3  |
| f <sub>ELEmax</sub>  | Electrode oscillator frequency                                                                                     | —      | 1       | 1.8     | MHz      | 2, 4  |
| C <sub>REF</sub>     | Internal reference capacitor                                                                                       | —      | 1       | —       | pF       |       |
| V <sub>DELTA</sub>   | Oscillator delta voltage                                                                                           | —      | 500     | —       | mV       | 2, 5  |
| I <sub>REF</sub>     | Reference oscillator current source base current<br>• 2 µA setting (REFCHRG = 0)<br>• 32 µA setting (REFCHRG = 15) | —<br>— | 2<br>36 | 3<br>50 | µA       | 2, 6  |
| I <sub>ELE</sub>     | Electrode oscillator current source base current<br>• 2 µA setting (EXTCHRG = 0)<br>• 32 µA setting (EXTCHRG = 15) | —<br>— | 2<br>36 | 3<br>50 | µA       | 2, 7  |
| Pres5                | Electrode capacitance measurement precision                                                                        | —      | 8.3333  | 38400   | fF/count | 8     |
| Pres20               | Electrode capacitance measurement precision                                                                        | —      | 8.3333  | 38400   | fF/count | 9     |
| Pres100              | Electrode capacitance measurement precision                                                                        | —      | 8.3333  | 38400   | fF/count | 10    |
| MaxSens              | Maximum sensitivity                                                                                                | 0.008  | 1.46    | —       | fF/count | 11    |
| Res                  | Resolution                                                                                                         | —      | —       | 16      | bits     |       |
| T <sub>Con20</sub>   | Response time @ 20 pF                                                                                              | 8      | 15      | 25      | µs       | 12    |
| I <sub>TSI_RUN</sub> | Current added in run mode                                                                                          | —      | 55      | —       | µA       |       |
| I <sub>TSI_LP</sub>  | Low power mode current adder                                                                                       | —      | 1.3     | 2.5     | µA       | 13    |

- The TSI module is functional with capacitance values outside this range. However, optimal performance is not guaranteed.
- Fixed external capacitance of 20 pF.
- REFCHRG = 2, EXTCHRG=0.
- REFCHRG = 0, EXTCHRG = 10.
- V<sub>DD</sub> = 3.0 V.
- The programmable current source value is generated by multiplying the SCANC[REFCHRG] value and the base current.
- The programmable current source value is generated by multiplying the SCANC[EXTCHRG] value and the base current.
- Measured with a 5 pF electrode, reference oscillator frequency of 10 MHz, PS = 128, NSCN = 8; I<sub>ext</sub> = 16.
- Measured with a 20 pF electrode, reference oscillator frequency of 10 MHz, PS = 128, NSCN = 2; I<sub>ext</sub> = 16.
- Measured with a 20 pF electrode, reference oscillator frequency of 10 MHz, PS = 16, NSCN = 3; I<sub>ext</sub> = 16.
- Sensitivity defines the minimum capacitance change when a single count from the TSI module changes. Sensitivity depends on the configuration used. The documented values are provided as examples calculated for a specific configuration of operating conditions using the following equation:  $(C_{ref} * I_{ext}) / (I_{ref} * PS * NSCN)$

The typical value is calculated with the following configuration:

$$I_{ext} = 6 \mu A \text{ (EXTCHRG = 2), PS = 128, NSCN = 2, } I_{ref} = 16 \mu A \text{ (REFCHRG = 7), } C_{ref} = 1.0 \text{ pF}$$

The minimum value is calculated with the following configuration:

$$I_{ext} = 2 \mu A \text{ (EXTCHRG = 0), PS = 128, NSCN = 32, } I_{ref} = 32 \mu A \text{ (REFCHRG = 15), } C_{ref} = 0.5 \text{ pF}$$

The highest possible sensitivity is the minimum value because it represents the smallest possible capacitance that can be measured by a single count.

- Time to do one complete measurement of the electrode. Sensitivity resolution of 0.0133 pF, PS = 0, NSCN = 0, 1 electrode, EXTCHRG = 7.
- REFCHRG=0, EXTCHRG=4, PS=7, NSCN=0F, LPSCNITV=F, LPO is selected (1 kHz), and fixed external capacitance of 20 pF. Data is captured with an average of 7 periods window.

## 7 Dimensions

### 7.1 Obtaining package dimensions

Package dimensions are provided in package drawings.

To find a package drawing, go to <http://www.freescale.com> and perform a keyword search for the drawing's document number:

| If you want the drawing for this package | Then use this document number |
|------------------------------------------|-------------------------------|
| 32-pin QFN                               | 98ARE10566D                   |

## 8 Pinout

### 8.1 K10 Signal Multiplexing and Pin Assignments

The following table shows the signals available on each pin and the locations of these pins on the devices supported by this document. The Port Control Module is responsible for selecting which ALT functionality is available on each pin.

| 32 QFN | Pin Name | Default                           | ALT0      | ALT1  | ALT2                            | ALT3        | ALT4       | ALT5 | ALT6        | ALT7                  | EzPort  |
|--------|----------|-----------------------------------|-----------|-------|---------------------------------|-------------|------------|------|-------------|-----------------------|---------|
| 1      | VDD      | VDD                               | VDD       |       |                                 |             |            |      |             |                       |         |
| 2      | VSS      | VSS                               | VSS       |       |                                 |             |            |      |             |                       |         |
| 3      | PTE16    | ADC0_SE4a                         | ADC0_SE4a | PTE16 | SPI0_PCS0                       | UART2_TX    | FTM_CLKIN0 |      | FTM0_FLT3   |                       |         |
| 4      | PTE17    | ADC0_SE5a                         | ADC0_SE5a | PTE17 | SPI0_SCK                        | UART2_RX    | FTM_CLKIN1 |      | LPTMR0_ALT3 |                       |         |
| 5      | PTE18    | ADC0_SE6a                         | ADC0_SE6a | PTE18 | SPI0_SOUT                       | UART2_CTS_b | I2C0_SDA   |      |             |                       |         |
| 6      | PTE19    | ADC0_SE7a                         | ADC0_SE7a | PTE19 | SPI0_SIN                        | UART2_RTS_b | I2C0_SCL   |      |             |                       |         |
| 7      | VDDA     | VDDA                              | VDDA      |       |                                 |             |            |      |             |                       |         |
| 8      | VSSA     | VSSA                              | VSSA      |       |                                 |             |            |      |             |                       |         |
| 9      | XTAL32   | XTAL32                            | XTAL32    |       |                                 |             |            |      |             |                       |         |
| 10     | EXTAL32  | EXTAL32                           | EXTAL32   |       |                                 |             |            |      |             |                       |         |
| 11     | VBAT     | VBAT                              | VBAT      |       |                                 |             |            |      |             |                       |         |
| 12     | PTA0     | JTAG_TCLK/<br>SWD_CLK/<br>EZP_CLK | TSIO_CH1  | PTA0  | UART0_CTS_<br>b/<br>UART0_COL_b | FTM0_CH5    |            |      |             | JTAG_TCLK/<br>SWD_CLK | EZP_CLK |
| 13     | PTA1     | JTAG_TDI/<br>EZP_DI               | TSIO_CH2  | PTA1  | UART0_RX                        | FTM0_CH6    |            |      |             | JTAG_TDI              | EZP_DI  |