



Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Not For New Designs
Core Processor	M16C/60
Core Size	16-Bit
Speed	20MHz
Connectivity	I <sup>2</sup> C, IEBus, SIO, UART/USART
Peripherals	DMA, POR, PWM, Voltage Detect, WDT
Number of I/O	71
Program Memory Size	48KB (48K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 24x10b
Oscillator Type	Internal
Operating Temperature	-20°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	80-LQFP
Supplier Device Package	80-LQFP (12x12)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/renesas-electronics-america/m30280f6hp-u9b">https://www.e-xfl.com/product-detail/renesas-electronics-america/m30280f6hp-u9b</a>

## 1. Overview

The M16C/28 Group (M16C/28 and M16C/28B) MCU are single-chip control MCU, fabricated using high-performance silicon gate CMOS technology with the M16C/60 series CPU core. The M16C/28 Group (M16C/28 and M16C/28B) are housed in 64-pin and 80-pin plastic molded LQFP packages and also in 85-pin plastic molded TFLGA (Thin Fine Pitch Land Grid Array) package. With a 1-Mbyte address space, this MCU combines advanced instruction manipulation capabilities to process complex instructions by less bytes and execute instructions at higher speed. It includes a multiplier and DMAC adequate for office automation, communication devices and other high-speed processing applications.

The M16C/28 has Normal-ver., T-ver., and V-ver.. The M16C/28B has Normal-ver. only.

This hardware manual describes the Normal-ver. only. Please contact Renesas Technology Corp. for T-ver./V-ver. information.

### 1.1 Applications

Audio, cameras, office equipment, communication equipment, portable equipment, home appliances (inverter solution), motor control, industrial equipment, etc.

**Table 1.2 M16C/28 Group (M16C/28, M16C/28) (64-Pin Package)**

	Item	Performance
CPU	Number of basic instructions	91 instructions
	Minimum instruction execution time	41.7 ns ( $f(BCLK) = 24 \text{ MHz}$ , $VCC = 4.2 \text{ V}$ to $5.5 \text{ V}$ ) (M16C/28B) 50 ns ( $f(BCLK) = 20 \text{ MHz}$ , $VCC = 3.0\text{V}$ to $5.5\text{V}$ ) (M16C/28, M16C/28B) 100 ns ( $f(BCLK) = 10 \text{ MHz}$ , $VCC = 2.7\text{V}$ to $5.5\text{V}$ ) (M16C/28, M16C/28B)
	Operation mode	Single chip mode
	Address space	1M bytes
	Memory capacity	See <b>Table 1.3</b>
Peripheral Function	I/O Port	Input/Output : 55 lines
	Multifunction timer	TimerA:16 bits x 5 channels, TimerB:16 bits x 3 channels Three-phase Motor Control Timer TimerS (Input Capture/Output Compare) : 16bit base timer x 1 channel (Input/Output x 8 channels )
	Serial I/O	2 channels (UART0, UART1) UART, clock synchronous 1 channel (UART2) UART, clock synchronous, I <sup>2</sup> C bus <sup>(1)</sup> , or IEBus <sup>(2)</sup> 1 channels (SI/O3, SI/O4) Clock synchronous 1 channel (Multi-Master I <sup>2</sup> C bus <sup>(1)</sup> )
	A/D converter	10 bits x 13 channels
	DMAC	2 channels
	Watchdog timer	15 bits x 1 (with prescaler)
	Interrupt	24 internal and 8 external sources, 4 software sources, 7 levels
	Clock generation circuit	4 circuits • Main clock(*) • Sub-clock(*) • On-chip oscillator • PLL frequency synthesizer (*) Equipped with a built-in feedback resistor
	Oscillation Stop Detect Function	Main clock oscillation stop, re-oscillation detect function
	Voltage detection circuit	Available
Electrical Characteristics	Power supply voltage	$VCC = 4.2 \text{ V}$ to $5.5 \text{ V}$ ( $f(BCLK) = 24 \text{ MHz}$ ) (M16C/28) $VCC = 3.0 \text{ V}$ to $5.5 \text{ V}$ ( $f(BCLK) = 20 \text{ MHz}$ ) (M16C/28, M16C/28B) $VCC = 2.7 \text{ V}$ to $5.5 \text{ V}$ ( $f(BCLK) = 10 \text{ MHz}$ ) (M16C/28, M16C/28B)
	Power consumption	16 mA ( $VCC = 5 \text{ V}$ , $f(BCLK) = 20 \text{ MHz}$ ) 25 $\mu\text{A}$ ( $f(XCIN) = 32 \text{ KHz}$ on RAM) 3.0 $\mu\text{A}$ ( $VCC = 3 \text{ V}$ , $f(XCIN) = 32 \text{ KHz}$ , in wait mode) 0.7 $\mu\text{A}$ ( $VCC = 3 \text{ V}$ , in stop mode)
Flash Memory	Program/erase supply voltage	2.7 V to 5.5 V
	Program and erase endurance	100 times (all space) or 1,000 times (Blocks 0 to 5) /10,000 times (Block A, Block B <sup>(3)</sup> )
Operating Ambient Temperature		-20 to $85^\circ\text{C}$ /-40 to $85^\circ\text{C}$ <sup>(3)</sup>
Package		64-pin plastic mold LQFP

## NOTES:

1. I<sup>2</sup>C bus is a trademark of Koninklijke Philips Electronics N. V.
2. IEBus is a trademark of NEC Electronics Corporation.
3. Refer to **Table 1.5** to **1.7** for number of program/erase.
4. Use PLL frequency synthesizer to use M16C/28B at  $f(BCLK) = 24 \text{ MHz}$ .




Figure 1.2 M16C/28 Group (M16C/28, M16C/28B), 64-Pin Block Diagram

## 1.4 Product Information

**Tables 1.3 and 1.4** list the M16C/28 Group product information and **Figure 1.3** shows the product numbering system. The specifications are partially different between normal-ver. and T/ V-ver..

**Table 1.3 M16C/28 Product List -Normal-ver.****As of September, 2006**

Type Number	ROM Capacity	RAM Capacity	Package Type	Remarks	Product Code		
M30280F6WG (N)	48 K + 4 K	4 K	PTLG0085JB-A (85F0G)  PLQP0080KB-A (80P6Q-A)  PLQP0064KB-A (64P6Q-A)	Flash Memory  U3, U5, U7, U9			
M30280F8WG (N)	64 K + 4 K	4 K					
M30280FAWG (N)	96 K + 4 K	8 K					
M30280F6HP (N)	48 K + 4 K	4 K					
M30280F8HP (N)	64 K + 4 K	4 K					
M30280FAHP (N)	96 K + 4 K	8 K					
M30280FCHP (N)	128 K + 4 K	12 K					
M30281F6HP (N)	48 K + 4 K	4 K					
M30281F8HP (N)	64 K + 4 K	4 K					
M30281FAHP (N)	96 K + 4 K	8 K					
M30281FCHP (N)	128 K + 4 K	12 K					
M30280M8-XXXHP (N)	64 K	4 K	PLQP0080KB-A (80P6Q-A)	Mask ROM	U3, U5		
M30280MA-XXXHP (N)	96 K	8 K					
M30280MC-XXXHP (N)	128 K	12 K					
M30281M8-XXXHP (N)	64 K	4 K					
M30281MA-XXXHP (N)	96 K	8 K	PLQP0064KB-A (64P6Q-A)				
M30281MC-XXXHP (N)	128 K	12 K					

(N): New

**Table 1.4 M16C/28B Product List -Normal-ver.****As of September, 2006**

Type Number	ROM Capacity	RAM Capacity	Package Type	Remarks	Product Code
M30280FCBHP (D)	128 K + 4 K	12 K	PLQP0080KB-A (80P6Q-A)	Flash memory	U7
M30281FCBHP (D)	128 K + 4 K	12 K	PLQP0064KB-A (64P6Q-A)		

(D): Under development

**Table 1.5 Product Code (Flash Memory-ver.) - M16C/28 Normal-ver., 64-Pin<sup>(1)</sup>/80-Pin<sup>(1)</sup>/85-Pin Package**

Product Code	Package	Internal ROM (User Program Space)		Internal ROM (Data Space)		Operating Ambient Temperature	
		Program and Erase Endurance	Temperature Range	Program and Erase Endurance	Temperature Range		
U3	Lead free	100	0 to 60°C	100	0 to 60°C	-40 to 85°C	
U5					-40 to 85°C	-20 to 85°C	
U7		1,000		10,000	-40 to 85°C	-40 to 85°C	
U9					-20 to 85°C	-20 to 85°C	

## NOTE:

1. The lead contained products, D3, D5, D7 and D9, are put together with U3, U5, U7 and U9 respectively. Lead-free (Sn-Ag-Cu plating) products can be mounted by both conventional Sn-Pb paste and Lead-free paste.


**Table 1.6 Product Code (Flash Memory-ver.) - M16C/28B Normal-ver., 64-Pin/85-Pin Package**

Product Code	Package	Internal ROM (User Program Space)		Internal ROM (Data Space)		Operating Ambient Temperature
		Program and Erase Endurance	Temperature Range	Program and Erase Endurance	Temperature Range	
U7	Lead-free	1,000	0 to 60°C	10,000	-40 to 85°C	-40 to 85°C

**Table 1.7 Product Code (Mask ROM ver.) - M16C/28B Normal-ver., 64-Pin/80-Pin/85-Pin Package**

Product Code	Package	Operating Ambient Temperature
U3	Lead-free	-40 to 85°C
U5		-20 to 85°C


(1) Flash Memory Version, PTLG0085JB-A (85F0G), Normal-ver.




(2) Flash Memory Version, PLQP0080KB-A (80P6Q-A), Normal-ver.




(3) Flash Memory Version, PLQP0064KB-A (64P6Q-A), Normal-ver.



(4) Mask ROM Version, PLQP0080KB-A (80P6Q-A), Normal-ver.



(5) Mask ROM Version, PLQP0064-KB-A (64P6Q-A), Normal-ver.




#### NOTES:

1. The following functions are not available in the first version and version A products.
  - Delay trigger mode 0 of A/D conversion
  - Delay trigger mode 1 of A/D conversion

**Figure 1.4 Marking Diagram-M16C/28 Normal-ver.**

## 1.5 Pin Assignment

Figures 1.5 to 1.7 show the pin Assignments (top view).



### NOTES :

1. The numbers in each grid (circle) show the pin numbers of the M30280FAHP (80P6Q-A package)
2. Connect grids written as (Vss) to Vss(GND) or leave them open.
3. Set PACR2 to PACR0 bits in the PACR register to "0112" before you input and output it after resetting to each pin. When the PACR register is not set, the input and output function of some pins are disabled.

Package: PTLG0085JB-A(85F0G)

**Figure 1.5 Pin Assignment (Top View) of 85-pin Package**

**Table 1.8 Pin Characteristics for 85-pin Package**

Pin No.	Control Pin	Port	Interrupt Pin	Timer Pin	Timer S Pin	UART Pin	Multi-master I <sup>2</sup> C bus Pin	Analog Pin	PLQP0080KB-A Pin Number
A1		P95				CLK4		AN25	1
A2		P96				SOUT4		AN26	80
A3	AVcc								78
A4	VREF								77
A5		P101						AN1	74
A6		P105	KI1					AN5	70
A7		P00						AN00	67
A8		P03						AN03	64
A9		P05						AN05	62
A10		P06						AN06	61
B1		P92		TB2IN					3
B2		P93						AN24	2
B3		P97				SIN4		AN27	79
B4		P100						AN0	76
B5		P102						AN2	73
B6		P104	KI0					AN4	71
B7		P107	KI3					AN7	68
B8		P02						AN02	65
B9		P04						AN04	63
B10		P07						AN07	60
C1	CNVss								6
C2		P90		TB0IN					5
C3		P91		TB1IN					4
C4	AVss								75
C5		P103						AN3	72
C6	Vss <sup>(1)</sup>								(11)
C7		P106	KI2					AN6	69
C8		P01						AN01	66
C9		P10						AN20	59
C10		P11						AN21	58
D1	XCOUNT	P86							8
D2	XCIN	P87							7
D3	RESET								9
D4	Vss <sup>(1)</sup>								(11)
D8		P12						AN22	57
D9		P13						AN23	56
D10		P14							55
E1	XOUT								10
E2	XIN								12
E3	Vss								11




Figure 1.5 Pin Assignment (Top View) of 80-Pin Package




Figure 1.6 Pin Assignment (Top View) of 64-Pin Package

**Table 10 Pin Characteristics for 64-Pin Package (Continued)**

Pin No.	Control Pin	Port	Interrupt Pin	Timer Pin	Timer S Pin	UART Pin	Multi-master I <sup>2</sup> C bus Pin	Analog Pin
41		P23			OUTC13 / INPC13			
42		P22			OUTC12 / INPC12			
43		P21			OUTC11 / INPC11		SCLMM	
44		P20			OUTC10 / INPC10		SDAMM	
45		P17	INT5	IDU	INPC17			
46		P16	INT4	IDW				
47		P15	INT3	IDV				ADTRG
48		P03						AN03
49		P02						AN02
50		P01						AN01
51		P00						AN00
52		P107	KI3					AN7
53		P106	KI2					AN6
54		P105	KI1					AN5
55		P104	KI0					AN4
56		P103						AN3
57		P102						AN2
58		P101						AN1
59	AVss							
60		P100						AN0
61	VREF							
62	AVcc							
63		P93						AN24
64		P92		TB2IN				


**Table 1.10 Pin Description (80-Pin and 85-Pin Packages only) (Continued)**

Classification	Symbol	I/O Type	Function
Serial I/O	CLK4	I/O	Inputs and outputs the transfer clock
	SIN4	I	Inputs serial data
	SOUT4	O	Outputs serial data
A/D Converter	AN04 to AN07 AN20 to AN23 AN25 to AN27	I	Analog input pins for the A/D converter
I/O Ports	P04 to P07 P10 to P14 P34 to P37	I/O	I/O ports for CMOS. Each port can be programmed for input or output under the control of the direction register. An input port can be set, by program, for a pull-up resistor available or for no pull-up resistor available in 4-bit units
	P95 to P97	I/O	I/O ports having equivalent functions to P0

I : Input    O : Output    I/O : Input and output

## 2. Central Processing Unit (CPU)

**Figure 2.1** shows the CPU registers. The register bank is comprised of 7 registers (R0, R1, R2, R3, A0, A1 and FB) out of 13 CPU registers. Two sets of register banks are provided.



**Figure 2.1 Central Processing Unit Register**

### 2.1 Data Registers (R0, R1, R2 and R3)

The R0, R1, R2 and R3 registers are 16 bit registers for transfer and arithmetic/logic operations.

The R0 and R1 registers can be split into high-order bits(R0H, R1H) and low-order bits (R0L, R1L) to be used separately as 8-bit data registers. Conversely, R2 and R0 can be combined with R2 to be used as a 32-bit data register (R2R0). The same applies to R1 and R2.

### 2.2 Address Registers (A0 and A1)

The register A0 consists of 16 bits, and is used for address register indirect addressing and address register relative addressing. They also are used for transfers and arithmetic/logic operations. A1 is the same as A0. In some instructions, registers A1 and A0 can be combined for use as a 32-bit address register (A1A0).

## 2.3 Frame Base Register (FB)

FB is configured with 16 bits, and is used for FB relative addressing.

## 2.4 Interrupt Table Register (INTB)

INTB is configured with 20 bits, indicating the start address of an interrupt vector table.

## 2.5 Program Counter (PC)

PC is configured with 20 bits, indicating the address of an instruction to be executed.

## 2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

Stack pointer (SP) comes in two types: USP and ISP, each configured with 16 bits.

Your desired type of stack pointer (USP or ISP) can be selected by the U flag of FLG.

## 2.7 Static Base Register (SB)

SB is configured with 16 bits, and is used for SB relative addressing.

## 2.8 Flag Register (FLG)

FLG consists of 11 bits, indicating the CPU status.

### 2.8.1 Carry Flag (C Flag)

This flag retains a carry, borrow, or shift-out bit that has occurred in the arithmetic/logic unit.

### 2.8.2 Debug Flag (D Flag)

The D flag is used exclusively for debugging purpose. During normal use, it must be set to 0.

### 2.8.3 Zero Flag (Z Flag)

This flag is set to 1 when an arithmetic operation resulted in 0; otherwise, it is 0.

### 2.8.4 Sign Flag (S Flag)

This flag is set to 1 when an arithmetic operation resulted in a negative value; otherwise, it is 0.

### 2.8.5 Register Bank Select Flag (B Flag)

Register bank 0 is selected when this flag is 0 ; register bank 1 is selected when this flag is 1.

### 2.8.6 Overflow Flag (O Flag)

This flag is set to 1 when the operation resulted in an overflow; otherwise, it is 0.

### 2.8.7 Interrupt Enable Flag (I Flag)

This flag enables a maskable interrupt.

Maskable interrupts are disabled when the I flag is 0, and are enabled when the I flag is 1. The I flag is cleared to 0 when the interrupt request is accepted.

### 2.8.8 Stack Pointer Select Flag (U Flag)

ISP is selected when the U flag is 0; USP is selected when the U flag is 1.

The U flag is cleared to 0 when a hardware interrupt request is accepted or an INT instruction for software interrupt Nos. 0 to 31 is executed.

### 2.8.9 Processor Interrupt Priority Level (IPL)

IPL is configured with three bits, for specification of up to eight processor interrupt priority levels from level 0 to level 7.

If a requested interrupt has priority greater than IPL, the interrupt is enabled.

### 2.8.10 Reserved Area

When write to this bit, write 0. When read, its content is indeterminate.

### 3. Memory

**Figure 3.1** is a memory map of the M16C/28 Group (M16C/28, M16C/28B). M16C/28 Group provides 1-Mbyte address space from addresses 0000016 to FFFFF16. The internal ROM is allocated lower addresses beginning with address FFFFF16. For example, 64 Kbytes internal ROM is allocated addresses F000016 to FFFFF16.


Two 2-Kbyte internal ROM areas, block A and block B, are available in the flash memory version. The blocks are allocated addresses F00016 to FFFF16.

The fixed interrupt vector tables are allocated addresses FFFDC16 to FFFFF16. It stores the starting address of each interrupt routine. See the section on interrupts for details.

The internal RAM is allocated higher addresses beginning with address 0040016. For example, 4-Kbytes internal RAM is allocated addresses 0040016 to 013FF16. Besides storing data, it becomes stacks when the subroutine is called or an interrupt is acknowledged.

SFR, consisting of control registers for peripheral functions such as I/O port, A/D converter, serial I/O, timers is allocated addresses 0000016 to 003FF16. All blank spaces within SFR are reserved and cannot be accessed by users.

The special page vector table is allocated to the addresses FFE0016 to FFFDB16. This vector is used by the JMPS or JSRS instruction. For details, refer to the **M16C/60 and M16C/20 Series Software Manual**.



**Figure 3.1 Memory Map**

## 4. Special Function Register (SFR)

SFR (Special Function Register) is the control register of peripheral functions. **Tables 4.1 to 4.7** list the SFR information.

**Table 4.1 SFR Information(1)(<sup>1</sup>)**

Address	Register	Symbol	After Reset
0000 <sub>16</sub>			
0001 <sub>16</sub>			
0002 <sub>16</sub>			
0003 <sub>16</sub>			
0004 <sub>16</sub>	Processor mode register 0	PM0	0016
0005 <sub>16</sub>	Processor mode register 1	PM1	000010002
0006 <sub>16</sub>	System clock control register 0	CM0	010010002
0007 <sub>16</sub>	System clock control register 1	CM1	001000002
0008 <sub>16</sub>			
0009 <sub>16</sub>	Address match interrupt enable register	AIER	XXXXXX002
000A <sub>16</sub>	Protect register	PRCR	XX0000002
000B <sub>16</sub>			
000C <sub>16</sub>	Oscillation stop detection register <sup>(2)</sup>	CM2	0X0000102
000D <sub>16</sub>			
000E <sub>16</sub>	Watchdog timer start register	WDTS	XX16
000F <sub>16</sub>	Watchdog timer control register	WDC	00XXXXXX2
0010 <sub>16</sub>	Address match interrupt register 0	RMAD0	0016 0016 X016
0011 <sub>16</sub>			
0012 <sub>16</sub>			
0013 <sub>16</sub>			
0014 <sub>16</sub>	Address match interrupt register 1	RMAD1	0016 0016 X016
0015 <sub>16</sub>			
0016 <sub>16</sub>			
0017 <sub>16</sub>			
0018 <sub>16</sub>			
0019 <sub>16</sub>	Voltage detection register 1 <sup>(3)</sup>	VCR1	000010002
001A <sub>16</sub>	Voltage detection register 2 <sup>(3)</sup>	VCR2	0016
001B <sub>16</sub>			
001C <sub>16</sub>	PLL control register 0	PLC0	0001X0102
001D <sub>16</sub>			
001E <sub>16</sub>	Processor mode register 2	PM2	XXX000002
001F <sub>16</sub>	Low voltage detection interrupt register	D4INT	0016
0020 <sub>16</sub>	DMA0 source pointer	SAR0	XX16 XX16 XX16
0021 <sub>16</sub>			
0022 <sub>16</sub>			
0023 <sub>16</sub>			
0024 <sub>16</sub>	DMA0 destination pointer	DAR0	XX16 XX16 XX16
0025 <sub>16</sub>			
0026 <sub>16</sub>			
0027 <sub>16</sub>			
0028 <sub>16</sub>	DMA0 transfer counter	TCR0	XX16 XX16
0029 <sub>16</sub>			
002A <sub>16</sub>			
002B <sub>16</sub>			
002C <sub>16</sub>	DMA0 control register	DM0CON	00000X002
002D <sub>16</sub>			
002E <sub>16</sub>			
002F <sub>16</sub>			
0030 <sub>16</sub>	DMA1 source pointer	SAR1	XX16 XX16 XX16
0031 <sub>16</sub>			
0032 <sub>16</sub>			
0033 <sub>16</sub>			
0034 <sub>16</sub>	DMA1 destination pointer	DAR1	XX16 XX16 XX16
0035 <sub>16</sub>			
0036 <sub>16</sub>			
0037 <sub>16</sub>			
0038 <sub>16</sub>	DMA1 transfer counter	TCR1	XX16 XX16
0039 <sub>16</sub>			
003A <sub>16</sub>			
003B <sub>16</sub>			
003C <sub>16</sub>	DMA1 control register	DM1CON	00000X002
003D <sub>16</sub>			
003E <sub>16</sub>			
003F <sub>16</sub>			

NOTES:

- 1.The blank spaces are reserved. No access is allowed.
2. The CM20, CM21, and CM27 bits do not change at oscillation stop detection reset.
3. This register does not change at software reset, watchdog timer reset and oscillation stop detection reset.

X : Undefined

**Table 4.4 SFR Information(4)(1)**

Address	Register	Symbol	After Reset
0300 <sub>16</sub> 0301 <sub>16</sub>	TM, WG register 0	G1TM0, G1PO0	XX16 XX16
0302 <sub>16</sub> 0303 <sub>16</sub>	TM, WG register 1	G1TM1, G1PO1	XX16 XX16
0304 <sub>16</sub> 0305 <sub>16</sub>	TM, WG register 2	G1TM2, G1PO2	XX16 XX16
0306 <sub>16</sub> 0307 <sub>16</sub>	TM, WG register 3	G1TM3, G1PO3	XX16 XX16
0308 <sub>16</sub> 0309 <sub>16</sub>	TM, WG register 4	G1TM4, G1PO4	XX16 XX16
030A <sub>16</sub> 030B <sub>16</sub>	TM, WG register 5	G1TM5, G1PO5	XX16 XX16
030C <sub>16</sub> 030D <sub>16</sub>	TM, WG register 6	G1TM6, G1PO6	XX16 XX16
030E <sub>16</sub> 030F <sub>16</sub>	TM, WG register 7	G1TM7, G1PO7	XX16 XX16
0310 <sub>16</sub>	WG control register 0	G1POCR0	0X00XX002
0311 <sub>16</sub>	WG control register 1	G1POCR1	0X00XX002
0312 <sub>16</sub>	WG control register 2	G1POCR2	0X00XX002
0313 <sub>16</sub>	WG control register 3	G1POCR3	0X00XX002
0314 <sub>16</sub>	WG control register 4	G1POCR4	0X00XX002
0315 <sub>16</sub>	WG control register 5	G1POCR5	0X00XX002
0316 <sub>16</sub>	WG control register 6	G1POCR6	0X00XX002
0317 <sub>16</sub>	WG control register 7	G1POCR7	0X00XX002
0318 <sub>16</sub>	TM control register 0	G1TMCR0	0016
0319 <sub>16</sub>	TM control register 1	G1TMCR1	0016
031A <sub>16</sub>	TM control register 2	G1TMCR2	0016
031B <sub>16</sub>	TM control register 3	G1TMCR3	0016
031C <sub>16</sub>	TM control register 4	G1TMCR4	0016
031D <sub>16</sub>	TM control register 5	G1TMCR5	0016
031E <sub>16</sub>	TM control register 6	G1TMCR6	0016
031F <sub>16</sub>	TM control register 7	G1TMCR7	0016
0320 <sub>16</sub> 0321 <sub>16</sub>	Base timer register	G1BT	XX16 XX16
0322 <sub>16</sub>	Base timer control register 0	G1BCR0	0016
0323 <sub>16</sub>	Base timer control register 1	G1BCR1	0016
0324 <sub>16</sub>	TM prescale register 6	G1TPR6	0016
0325 <sub>16</sub>	TM prescale register 7	G1TPR7	0016
0326 <sub>16</sub>	Function enable register	G1FE	0016
0327 <sub>16</sub>	Function select register	G1FS	0016
0328 <sub>16</sub> 0329 <sub>16</sub>	Base timer reset register	G1BTRR	XX16 XX16
032A <sub>16</sub>	Divider register	G1DV	0016
032B <sub>16</sub>			
032C <sub>16</sub>			
032D <sub>16</sub>			
032E <sub>16</sub>			
032F <sub>16</sub>			
0330 <sub>16</sub>	Interrupt request register	G1IR	XX16
0331 <sub>16</sub>	Interrupt enable register 0	G1IE0	0016
0332 <sub>16</sub>	Interrupt enable register 1	G1IE1	0016
0333 <sub>16</sub>			
0334 <sub>16</sub>			
0335 <sub>16</sub>			
0336 <sub>16</sub>			
0337 <sub>16</sub>			
0338 <sub>16</sub>			
0339 <sub>16</sub>			
033A <sub>16</sub>			
033B <sub>16</sub>			
033C <sub>16</sub>			
033D <sub>16</sub>			
033E <sub>16</sub>	NMI digital debounce register	NDDR	FF16
033F <sub>16</sub>	P17 digital debounce register	P17DDR	FF16

Note 1:The blank spaces are reserved. No access is allowed.

X : Undefined

**Table 4.6 SFR Information(6)(1)**

Address	Register	Symbol	After Reset
0380 <sub>16</sub>	Count start flag	TABSR	0016
0381 <sub>16</sub>	Clock prescaler reset flag	CPSRF	0XXXXXXX2
0382 <sub>16</sub>	One-shot start flag	ONSF	0016
0383 <sub>16</sub>	Trigger select register	TRGSR	0016
0384 <sub>16</sub>	Up-down flag	UDF	0016
0385 <sub>16</sub>			
0386 <sub>16</sub>	Timer A0 register	TA0	XX16
0387 <sub>16</sub>			XX16
0388 <sub>16</sub>	Timer A1 register	TA1	XX16
0389 <sub>16</sub>			XX16
038A <sub>16</sub>	Timer A2 register	TA2	XX16
038B <sub>16</sub>			XX16
038C <sub>16</sub>	Timer A3 register	TA3	XX16
038D <sub>16</sub>			XX16
038E <sub>16</sub>	Timer A4 register	TA4	XX16
038F <sub>16</sub>			XX16
0390 <sub>16</sub>	Timer B0 register	TB0	XX16
0391 <sub>16</sub>			XX16
0392 <sub>16</sub>	Timer B1 register	TB1	XX16
0393 <sub>16</sub>			XX16
0394 <sub>16</sub>	Timer B2 register	TB2	XX16
0395 <sub>16</sub>			XX16
0396 <sub>16</sub>	Timer A0 mode register	TA0MR	0016
0397 <sub>16</sub>	Timer A1 mode register	TA1MR	0016
0398 <sub>16</sub>	Timer A2 mode register	TA2MR	0016
0399 <sub>16</sub>	Timer A3 mode register	TA3MR	0016
039A <sub>16</sub>	Timer A4 mode register	TA4MR	0016
039B <sub>16</sub>	Timer B0 mode register	TB0MR	00XX00002
039C <sub>16</sub>	Timer B1 mode register	TB1MR	00XX00002
039D <sub>16</sub>	Timer B2 mode register	TB2MR	00XX00002
039E <sub>16</sub>	Timer B2 special mode register	TB2SC	X00000002
039F <sub>16</sub>			
03A0 <sub>16</sub>	UART0 transmit/receive mode register	U0MR	0016
03A1 <sub>16</sub>	UART0 bit rate generator	U0BRG	XX16
03A2 <sub>16</sub>	UART0 transmit buffer register	U0TB	XX16
03A3 <sub>16</sub>			XX16
03A4 <sub>16</sub>	UART0 transmit/receive control register 0	U0C0	000010002
03A5 <sub>16</sub>	UART0 transmit/receive control register 1	U0C1	000000102
03A6 <sub>16</sub>	UART0 receive buffer register	U0RB	XX16
03A7 <sub>16</sub>			XX16
03A8 <sub>16</sub>	UART1 transmit/receive mode register	U1MR	0016
03A9 <sub>16</sub>	UART1 bit rate generator	U1BRG	XX16
03AA <sub>16</sub>	UART1 transmit buffer register	U1TB	XX16
03AB <sub>16</sub>			XX16
03AC <sub>16</sub>	UART1 transmit/receive control register 0	U1C0	000010002
03AD <sub>16</sub>	UART1 transmit/receive control register 1	U1C1	000000102
03AE <sub>16</sub>	UART1 receive buffer register	U1RB	XX16
03AF <sub>16</sub>			XX16
03B0 <sub>16</sub>	UART transmit/receive control register 2	UCON	X00000002
03B1 <sub>16</sub>			
03B2 <sub>16</sub>			
03B3 <sub>16</sub>			
03B4 <sub>16</sub>			
03B5 <sub>16</sub>			
03B6 <sub>16</sub>			
03B7 <sub>16</sub>			
03B8 <sub>16</sub>	DMA0 request cause select register	DM0SL	0016
03B9 <sub>16</sub>			
03BA <sub>16</sub>	DMA1 request cause select register	DM1SL	0016
03BB <sub>16</sub>			
03BC <sub>16</sub>			
03BD <sub>16</sub>			
03BE <sub>16</sub>			
03BF <sub>16</sub>			

Note 1:The blank spaces are reserved. No access is allowed.

X : Undefined



## Renesas Technology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Keep safety first in your circuit designs!

1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.  
The information described here may contain technical inaccuracies or typographical errors.  
Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.  
Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (<http://www.renesas.com>).
4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.
7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.  
Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.



### RENESAS SALES OFFICES

<http://www.renesas.com>

Refer to "<http://www.renesas.com/en/network>" for the latest and detailed information.

#### Renesas Technology America, Inc.

450 Holger Way, San Jose, CA 95134-1368, U.S.A  
Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

#### Renesas Technology Europe Limited

Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.  
Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

#### Renesas Technology (Shanghai) Co., Ltd.

Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120  
Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7898

#### Renesas Technology Hong Kong Ltd.

7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong  
Tel: <852> 2265-6688, Fax: <852> 2730-6071

#### Renesas Technology Taiwan Co., Ltd.

10th Floor, No.99, Fushing North Road, Taipei, Taiwan  
Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

#### Renesas Technology Singapore Pte. Ltd.

1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632  
Tel: <65> 6213-0200, Fax: <65> 6278-8001

#### Renesas Technology Korea Co., Ltd.

Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea  
Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

#### Renesas Technology Malaysia Sdn. Bhd.

Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jalan Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia  
Tel: <603> 7955-9390, Fax: <603> 7955-9510