



Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Not For New Designs
Core Processor	M16C/60
Core Size	16-Bit
Speed	20MHz
Connectivity	I²C, I²Bus, SIO, UART/USART
Peripherals	DMA, POR, PWM, Voltage Detect, WDT
Number of I/O	71
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 24x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	80-LQFP
Supplier Device Package	80-LQFP (12x12)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/renesas-electronics-america/m30280f8hp-u3b">https://www.e-xfl.com/product-detail/renesas-electronics-america/m30280f8hp-u3b</a>

## 1. Overview

The M16C/28 Group (M16C/28 and M16C/28B) MCU are single-chip control MCU, fabricated using high-performance silicon gate CMOS technology with the M16C/60 series CPU core. The M16C/28 Group (M16C/28 and M16C/28B) are housed in 64-pin and 80-pin plastic molded LQFP packages and also in 85-pin plastic molded TFLGA (Thin Fine Pitch Land Grid Array) package. With a 1-Mbyte address space, this MCU combines advanced instruction manipulation capabilities to process complex instructions by less bytes and execute instructions at higher speed. It includes a multiplier and DMAC adequate for office automation, communication devices and other high-speed processing applications.

The M16C/28 has Normal-ver., T-ver., and V-ver.. The M16C/28B has Normal-ver. only.

This hardware manual describes the Normal-ver. only. Please contact Renesas Technology Corp. for T-ver./V-ver. information.

### 1.1 Applications

Audio, cameras, office equipment, communication equipment, portable equipment, home appliances (inverter solution), motor control, industrial equipment, etc.

## 1.2 Performance Overview

**Table 1.1 and 1.2** outline performance overview of the M16C/28 Group (M16C/28, M16C/28B).

**Table 1.1 M16C/28 Group (M16C/28, M16C/28) Performance (80/85-Pin Package)**

	Item	Performance
CPU	Number of basic instructions	91 instructions
	Minimum instruction execution time	41.7 ns ( $f(BCLK) = 24$ MHz, $V_{CC} = 4.2$ V to 5.5 V) (M16C/28B) 50 ns ( $f(BCLK) = 20$ MHz, $V_{CC} = 3.0$ V to 5.5 V) (M16C/28, M16C/28B) 100 ns ( $f(BCLK) = 10$ MHz, $V_{CC} = 2.7$ V to 5.5 V) (M16C/28, M16C/28B)
	Operation mode	Single chip mode
	Address space	1M bytes
	Memory capacity	See <b>Table 1.3</b>
Peripheral Function	I/O port	Input/Output : 71 lines
	Multifunction timer	TimerA:16 bits x 5 channels, TimerB:16 bits x 3 channels Three-phase Motor Control Timer TimerS (Input Capture/Output Compare) : 16bit base timer x 1 channel (Input/Output x 8 channels)
	Serial I/O	2 channels (UART0, UART1) UART, clock synchronous 1 channel (UART2) UART, clock synchronous, I <sup>2</sup> C bus <sup>(1)</sup> , or IEBus <sup>(2)</sup> 2 channels (SI/O3, SI/O4) Clock synchronous 1 channel (Multi-Master I <sup>2</sup> C bus <sup>(1)</sup> )
	A/D converter	10 bits x 24 channels
	DMAC	2 channels
	Watchdog timer	15 bits x 1 (with prescaler)
	Interrupt	25 internal and 8 external sources, 4 software sources, 7 levels
	Clock generation circuit	4 circuits • Main clock (*) • Sub-clock (*) • On-chip oscillator • PLL frequency synthesizer (*) Equipped with a built-in feedback resistor
	Oscillation Stop Detect Function	Main clock oscillation stop, re-oscillation detect function
	Voltage detection circuit	Available
Electrical Characteristics	Power supply voltage	$V_{CC} = 4.2$ V to 5.5 V ( $f(BCLK) = 24$ MHz) (M16C/28B) $V_{CC} = 3.0$ V to 5.5 V ( $f(BCLK) = 20$ MHz) (M16C/28, M16C/28B) $V_{CC} = 2.7$ V to 5.5 V ( $f(BCLK) = 10$ MHz) (M16C/28, M16C/28B)
	Power consumption	16 mA ( $V_{CC} = 5$ V, $f(BCLK) = 20$ MHz) 25 $\mu$ A ( $f(XCIN) = 32$ KHz on RAM) 3.0 $\mu$ A ( $V_{CC} = 3$ V, $f(XCIN) = 32$ KHz, in wait mode) 0.7 $\mu$ A ( $V_{CC} = 3$ V, in stop mode)
Flash Memory	Program/erase supply voltage	2.7 V to 5.5 V
	Program and erase endurance	100 times (all space) or 1,000 times (Blocks 0 to 5) /10,000 times (Block A, Block B <sup>(3)</sup> )
Operating Ambient Temperature		-20 to 85°C/-40 to 85°C <sup>(3)</sup>
Package		80-pin plastic mold LQFP, 85-pin plastic mold TFLGA


NOTES:

1. I<sup>2</sup>C bus is a trademark of Koninklijke Philips Electronics N. V.
2. IEBus is a trademark of NEC Electronics Corporation.
3. Refer to **Table 1.5** to **1.7** for number of program/erase.
4. Use PLL frequency synthesizer to use M16C/28B at  $f(BCLK) = 24$  MHz.

### 1.3 Block Diagram

**Figure 1.1** is a block diagram of the M16C/28 Group (M16C/28, M16C/28B), 80-pin and 85-pin package.

**Figure 1.2** is a block diagram of the M16C/28 Group (M16C/28, M16C/28B), 64-pin package.



**Figure 1.1 M16C/28 Group (M16C/28, M16C/28B), 80-Pin/85-Pin Block Diagram**

## 1.4 Product Information

**Tables 1.3 and 1.4** list the M16C/28 Group product information and **Figure 1.3** shows the product numbering system. The specifications are partially different between normal-ver. and T/ V-ver..

**Table 1.3 M16C/28 Product List -Normal-ver.****As of September, 2006**

Type Number	ROM Capacity	RAM Capacity	Package Type	Remarks	Product Code		
M30280F6WG (N)	48 K + 4 K	4 K	PTLG0085JB-A (85F0G)  PLQP0080KB-A (80P6Q-A)  PLQP0064KB-A (64P6Q-A)	Flash Memory  U3, U5, U7, U9			
M30280F8WG (N)	64 K + 4 K	4 K					
M30280FAWG (N)	96 K + 4 K	8 K					
M30280F6HP (N)	48 K + 4 K	4 K					
M30280F8HP (N)	64 K + 4 K	4 K					
M30280FAHP (N)	96 K + 4 K	8 K					
M30280FCHP (N)	128 K + 4 K	12 K					
M30281F6HP (N)	48 K + 4 K	4 K					
M30281F8HP (N)	64 K + 4 K	4 K					
M30281FAHP (N)	96 K + 4 K	8 K					
M30281FCHP (N)	128 K + 4 K	12 K					
M30280M8-XXXHP (N)	64 K	4 K	PLQP0080KB-A (80P6Q-A)	Mask ROM	U3, U5		
M30280MA-XXXHP (N)	96 K	8 K					
M30280MC-XXXHP (N)	128 K	12 K					
M30281M8-XXXHP (N)	64 K	4 K					
M30281MA-XXXHP (N)	96 K	8 K	PLQP0064KB-A (64P6Q-A)				
M30281MC-XXXHP (N)	128 K	12 K					

(N): New

**Table 1.4 M16C/28B Product List -Normal-ver.****As of September, 2006**

Type Number	ROM Capacity	RAM Capacity	Package Type	Remarks	Product Code
M30280FCBHP (D)	128 K + 4 K	12 K	PLQP0080KB-A (80P6Q-A)	Flash memory	U7
M30281FCBHP (D)	128 K + 4 K	12 K	PLQP0064KB-A (64P6Q-A)		

(D): Under development

**Table 1.5 Product Code (Flash Memory-ver.) - M16C/28 Normal-ver., 64-Pin<sup>(1)</sup>/80-Pin<sup>(1)</sup>/85-Pin Package**

Product Code	Package	Internal ROM (User Program Space)		Internal ROM (Data Space)		Operating Ambient Temperature	
		Program and Erase Endurance	Temperature Range	Program and Erase Endurance	Temperature Range		
U3	Lead free	100	0 to 60°C	100	0 to 60°C	-40 to 85°C	
U5					-40 to 85°C	-20 to 85°C	
U7		1,000		10,000	-40 to 85°C	-40 to 85°C	
U9					-20 to 85°C	-20 to 85°C	

## NOTE:

1. The lead contained products, D3, D5, D7 and D9, are put together with U3, U5, U7 and U9 respectively. Lead-free (Sn-Ag-Cu plating) products can be mounted by both conventional Sn-Pb paste and Lead-free paste.


**Table 1.6 Product Code (Flash Memory-ver.) - M16C/28B Normal-ver., 64-Pin/85-Pin Package**

Product Code	Package	Internal ROM (User Program Space)		Internal ROM (Data Space)		Operating Ambient Temperature
		Program and Erase Endurance	Temperature Range	Program and Erase Endurance	Temperature Range	
U7	Lead-free	1,000	0 to 60°C	10,000	-40 to 85°C	-40 to 85°C

**Table 1.7 Product Code (Mask ROM ver.) - M16C/28B Normal-ver., 64-Pin/80-Pin/85-Pin Package**

Product Code	Package	Operating Ambient Temperature
U3	Lead-free	-40 to 85°C
U5		-20 to 85°C


(1) Flash Memory Version, PTLG0085JB-A (85F0G), Normal-ver.




(2) Flash Memory Version, PLQP0080KB-A (80P6Q-A), Normal-ver.




(3) Flash Memory Version, PLQP0064KB-A (64P6Q-A), Normal-ver.



(4) Mask ROM Version, PLQP0080KB-A (80P6Q-A), Normal-ver.



(5) Mask ROM Version, PLQP0064-KB-A (64P6Q-A), Normal-ver.



#### NOTES:

1. The following functions are not available in the first version and version A products.
  - Delay trigger mode 0 of A/D conversion
  - Delay trigger mode 1 of A/D conversion


**Figure 1.4 Marking Diagram-M16C/28 Normal-ver.**

**Table 1.8 Pin Characteristics for 85-pin Package**

Pin No.	Control Pin	Port	Interrupt Pin	Timer Pin	Timer S Pin	UART Pin	Multi-master I <sup>2</sup> C bus Pin	Analog Pin	PLQP0080KB-A Pin Number
A1		P95				CLK4		AN25	1
A2		P96				SOUT4		AN26	80
A3	AVcc								78
A4	VREF								77
A5		P101						AN1	74
A6		P105	KI1					AN5	70
A7		P00						AN00	67
A8		P03						AN03	64
A9		P05						AN05	62
A10		P06						AN06	61
B1		P92		TB2IN					3
B2		P93						AN24	2
B3		P97				SIN4		AN27	79
B4		P100						AN0	76
B5		P102						AN2	73
B6		P104	KI0					AN4	71
B7		P107	KI3					AN7	68
B8		P02						AN02	65
B9		P04						AN04	63
B10		P07						AN07	60
C1	CNVss								6
C2		P90		TB0IN					5
C3		P91		TB1IN					4
C4	AVss								75
C5		P103						AN3	72
C6	Vss <sup>(1)</sup>								(11)
C7		P106	KI2					AN6	69
C8		P01						AN01	66
C9		P10						AN20	59
C10		P11						AN21	58
D1	XCOUNT	P86							8
D2	XCIN	P87							7
D3	RESET								9
D4	Vss <sup>(1)</sup>								(11)
D8		P12						AN22	57
D9		P13						AN23	56
D10		P14							55
E1	XOUT								10
E2	XIN								12
E3	Vss								11

**Table 1.8 Pin Characteristics for 85-pin Package (continued)**

Pin No.	Control Pin	Port	Interrupt Pin	Timer Pin	Timer S Pin	UART Pin	Multi-master I <sup>2</sup> C bus Pin	Analog Pin	PLQP0080KB-A Pin Number
E8		P15	INT <sub>3</sub>	IDV				ADTRG	54
E9		P16	INT <sub>4</sub>	IDW					53
E10		P17	INT <sub>5</sub>	IDU	INPC1 <sub>7</sub>				52
F1	Vcc								13
F2	Vcc								13
F3		P85	NMI	SD					14
F8	Vss <sup>(1)</sup>								(11)
F9		P20			OUTC1 <sub>0</sub> / INPC1 <sub>0</sub>		SDAMM		51
F10		P21			OUTC1 <sub>1</sub> / INPC1 <sub>1</sub>		SCLMM		50
G1		P84	INT <sub>2</sub>	ZP					15
G2		P83	INT <sub>1</sub>						16
G3		P82	INT <sub>0</sub>						17
G8		P22			OUTC1 <sub>2</sub> / INPC1 <sub>2</sub>				49
G9		P23			OUTC1 <sub>3</sub> / INPC1 <sub>3</sub>				48
G10		P24			OUTC1 <sub>4</sub> / INPC1 <sub>4</sub>				47
H1		P81		TA4IN / U					18
H2		P80		TA4OUT / U					19
H3		P71		TA0IN		RxD <sub>2</sub> / SCL <sub>2</sub> / CLK <sub>1</sub>			26
H4		P66				RxD <sub>1</sub>			29
H5	Vss <sup>(1)</sup>								(11)
H6		P35							34
H7		P32			SOUT3				37
H8		P25			OUTC1 <sub>5</sub> / INPC1 <sub>5</sub>				46
H9		P26			OUTC1 <sub>6</sub> / INPC1 <sub>6</sub>				45
H10		P27			OUTC1 <sub>7</sub> / INPC1 <sub>7</sub>				44
J1		P76		TA3OUT					21
J2		P74		TA2OUT / W					23
J3		P72		TA1OUT / V		CLK <sub>2</sub> / RxD <sub>1</sub>			25
J4		P67				TxD <sub>1</sub>			28
J5		P64				RTS <sub>1</sub> / CTS <sub>1</sub> / CTS <sub>0</sub> / CLKS <sub>1</sub>			31
J6		P36							33
J7		P33							36
J8		P62			RxD <sub>0</sub>				41
J9		P60				RTS <sub>0</sub> / CTS <sub>0</sub>			43
J10		P61			CLK <sub>0</sub>				42
K1		P77		TA3IN					20
K2		P75		TA2IN / W					22
K3		P73		TA1IN / V		CTS <sub>2</sub> / RTS <sub>2</sub> / TxD <sub>1</sub>			24
K4		P70		TA0OUT		TxD <sub>2</sub> / SDA <sub>2</sub> / RTS <sub>1</sub> / CTS <sub>1</sub> / CTS <sub>0</sub> / CLKS <sub>1</sub>			27
K5		P65			CLK <sub>1</sub>				30
K6		P37							32
K7		P34							35
K8		P63			TxD <sub>0</sub>				40
K9		P30			CLK <sub>3</sub>				39
K10		P31			SIN <sub>3</sub>				38

**Figure 1.5 Pin Assignment (Top View) of 80-Pin Package**

**Table 1.9 Pin Characteristics for 80-Pin Package**

Pin No.	Control Pin	Port	Interrupt Pin	Timer Pin	Timer S Pin	UART Pin	Multi-master I <sup>2</sup> C bus Pin	Analog Pin
1		P95				CLK4		AN25
2		P93						AN24
3		P92		TB2IN				
4		P91		TB1IN				
5		P90		TB0IN				
6	CNVss							
7	XCIN	P87						
8	XCOUT	P86						
9	RESET							
10	XOUT							
11	Vss							
12	XIN							
13	Vcc							
14		P85	NMI	SD				
15		P84	INT2	ZP				
16		P83	INT1					
17		P82	INT0					
18		P81		TA4IN / U				
19		P80		TA4OUT / U				
20		P77		TA3IN				
21		P76		TA3OUT				
22		P75		TA2IN / W				
23		P74		TA2OUT / W				
24		P73		TA1IN / V		CTS2 / RTS2 / TxD1		
25		P72		TA1OUT / V		CLK2 / RxD1		
26		P71		TA0IN		RxD2 / SCL2 / CLK1		
27		P70		TA0OUT		TXD2 / SDA2 / RTS1 / CTS1 / CTS0 / CLKS1		
28		P67				TxD1		
29		P66				RxD1		
30		P65				CLK1		
31		P64				RTS1 / CTS1 / CTS0 / CLKS1		
32		P37						
33		P36						
34		P35						
35		P34						
36		P33						
37		P32				SOUT3		
38		P31				SIN3		
39		P30				CLK3		
40		P63				TxD0		




Figure 1.6 Pin Assignment (Top View) of 64-Pin Package

**Table 1.10 Pin Characteristics for 64-Pin Package**

Pin No.	Control Pin	Port	Interrupt Pin	Timer Pin	Timer S Pin	UART Pin	Mult-master I <sup>2</sup> C bus Pin	Analog Pin
1		P91		TA1IN				
2		P90		TBoIN				
3	CNVss							
4	XCIN	P87						
5	XCO <sub>UT</sub>	P86						
6	RESET							
7	XOUT							
8	V <sub>SS</sub>							
9	XIN							
10	V <sub>CC</sub>							
11		P85	NMI	SD				
12		P84	INT <sub>2</sub>	ZP				
13		P83	INT <sub>1</sub>					
14		P82	INT <sub>0</sub>					
15		P81		TA4IN / U				
16		P80		TA4OUT / U				
17		P77		TA3IN				
18		P76		TA3OUT				
19		P75		TA2IN / W				
20		P74		TA2OUT / W				
21		P73		TA1IN / V		CTS <sub>2</sub> / RTS <sub>2</sub> / TxD <sub>1</sub>		
22		P72		TA1OUT / V		CLK <sub>2</sub> / RxD <sub>1</sub>		
23		P71		TA0IN		RxD <sub>2</sub> / SCL <sub>2</sub> / CLK <sub>1</sub>		
24		P70		TA0OUT		TXD <sub>2</sub> / SDA <sub>2</sub> / RTS <sub>1</sub> / CTS <sub>1</sub> / CTS <sub>0</sub> / CLKS <sub>1</sub>		
25		P67				TxD <sub>1</sub>		
26		P66				RxD <sub>1</sub>		
27		P65				CLK <sub>1</sub>		
28		P64				RTS <sub>1</sub> / CTS <sub>1</sub> / CTS <sub>0</sub> / CLKS <sub>1</sub>		
29		P33				SOUT <sub>3</sub>		
30		P32				SIN <sub>3</sub>		
31		P31				CLK <sub>3</sub>		
32		P30				TxD <sub>0</sub>		
33		P63				RxD <sub>0</sub>		
34		P62				CLK <sub>0</sub>		
35		P61				RTS <sub>0</sub> / CTS <sub>0</sub>		
36		P60						
37		P27			OUTC <sub>17</sub> / INPC <sub>17</sub>			
38		P26			OUTC <sub>16</sub> / INPC <sub>16</sub>			
39		P25			OUTC <sub>15</sub> / INPC <sub>15</sub>			
40		P24			OUTC <sub>14</sub> / INPC <sub>14</sub>			

## 1.6 Pin Description

**Table 1.10 Pin Description (64-Pin, 80-Pin and 85-Pin Packages)**

Classification	Symbol	I/O Type	Function
Power Supply	Vcc, Vss	I	Apply 2.7 to 5.5V to the Vcc pin. Apply 0V to the Vss pin.
Analog Power Supply	AVcc AVss	I	Supplies power to the A/D converter. Connect the AVcc pin to Vcc and the AVss pin to Vss.
Reset Input	RESET	I	The MCU is in a reset state when "L" is applied to the RESET pin
CNVss	CNVss	I	Connect the CNVss pin to Vss.
Main Clock Input	XIN	I	I/O pins for the main clock oscillation circuit. Connect a ceramic resonator or crystal oscillator between XIN and XOUT. To apply external clock, apply it to XIN and leave XOUT open. If XIN is not used (for external oscillator or external clock) connect XIN pin to Vcc and leave XOUT open.
Main Clock Output	XOUT	O	
Sub Clock Input	XCIN	I	I/O pins for the sub clock oscillation circuit. Connect a crystal oscillator between XCIN and XCOUT.
Sub Clock Output	XCOUT	O	
INT Interrupt Input	INT0 to INT5	I	Input pins for the INT interrupt. INT2 can be used for Timer A Z-phase function.
NMI Interrupt Input	NMI	I	Input pin for the NMI interrupt. NMI cannot be used as I/O port while the three-phase motor control is enabled. Apply a stable "H" to NMI after setting its direction register to "0" when the three-phase motor control is enabled.
Key Input Interrupt	KI0 to KI3	I	Input pins for the key input interrupt
Timer A	TA0OUT to TA4OUT	I/O	I/O pins for the timer A0 to A4
	TA0IN to TA4IN	I	Input pins for the timer A0 to A4
	ZP	I	Input pin for Z-phase
Timer B	TB0IN to TB2IN	I	Input pins for the timer B0 to B2
Three-phase Motor Control	U, $\bar{U}$ , V, $\bar{V}$ , W, $\bar{W}$	O	Output pins for the three-phase motor control timer
Timer Output	IDU, IDW, IDV, SD	I/O	Input and output pins for the three-phase motor control timer
Serial I/O	CTS0 to CTS2	I	Input pins for data transmission control
	RTS0 to RTS2	O	Output pins for data reception control
	CLK0 to CLK3	I/O	Inputs and outputs the transfer clock
	RxD0 to RxD2	I	Inputs serial data
	TxD0 to TxD2	O	Outputs serial data
	CLKS1	O	Output pin for transfer clock
I <sup>2</sup> C Mode	SDA2	I/O	Inputs and outputs serial data
	SCL2		Inputs and outputs the transfer clock
Multi-master I <sup>2</sup> C bus	SDAMM	I/O	Inputs and outputs serial data
	SCLMM		Inputs and outputs the transfer clock
Reference Voltage Input	VREF	I	Applies reference voltage to the A/D converter
A/D Converter	AN0 to AN7 AN00 to AN03 AN24	I	Analog input pins for the A/D converter
	ADTRG		Input pin for an external A/D trigger

I : Input    O : Output    I/O : Input and output

## 2.3 Frame Base Register (FB)

FB is configured with 16 bits, and is used for FB relative addressing.

## 2.4 Interrupt Table Register (INTB)

INTB is configured with 20 bits, indicating the start address of an interrupt vector table.

## 2.5 Program Counter (PC)

PC is configured with 20 bits, indicating the address of an instruction to be executed.

## 2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

Stack pointer (SP) comes in two types: USP and ISP, each configured with 16 bits.

Your desired type of stack pointer (USP or ISP) can be selected by the U flag of FLG.

## 2.7 Static Base Register (SB)

SB is configured with 16 bits, and is used for SB relative addressing.

## 2.8 Flag Register (FLG)

FLG consists of 11 bits, indicating the CPU status.

### 2.8.1 Carry Flag (C Flag)

This flag retains a carry, borrow, or shift-out bit that has occurred in the arithmetic/logic unit.

### 2.8.2 Debug Flag (D Flag)

The D flag is used exclusively for debugging purpose. During normal use, it must be set to 0.

### 2.8.3 Zero Flag (Z Flag)

This flag is set to 1 when an arithmetic operation resulted in 0; otherwise, it is 0.

### 2.8.4 Sign Flag (S Flag)

This flag is set to 1 when an arithmetic operation resulted in a negative value; otherwise, it is 0.

### 2.8.5 Register Bank Select Flag (B Flag)

Register bank 0 is selected when this flag is 0 ; register bank 1 is selected when this flag is 1.

### 2.8.6 Overflow Flag (O Flag)

This flag is set to 1 when the operation resulted in an overflow; otherwise, it is 0.

### 2.8.7 Interrupt Enable Flag (I Flag)

This flag enables a maskable interrupt.

Maskable interrupts are disabled when the I flag is 0, and are enabled when the I flag is 1. The I flag is cleared to 0 when the interrupt request is accepted.

### 2.8.8 Stack Pointer Select Flag (U Flag)

ISP is selected when the U flag is 0; USP is selected when the U flag is 1.

The U flag is cleared to 0 when a hardware interrupt request is accepted or an INT instruction for software interrupt Nos. 0 to 31 is executed.

### 2.8.9 Processor Interrupt Priority Level (IPL)

IPL is configured with three bits, for specification of up to eight processor interrupt priority levels from level 0 to level 7.

If a requested interrupt has priority greater than IPL, the interrupt is enabled.

### 2.8.10 Reserved Area

When write to this bit, write 0. When read, its content is indeterminate.

## 4. Special Function Register (SFR)

SFR (Special Function Register) is the control register of peripheral functions. **Tables 4.1 to 4.7** list the SFR information.

**Table 4.1 SFR Information(1)(<sup>1</sup>)**

Address	Register	Symbol	After Reset
0000 <sub>16</sub>			
0001 <sub>16</sub>			
0002 <sub>16</sub>			
0003 <sub>16</sub>			
0004 <sub>16</sub>	Processor mode register 0	PM0	0016
0005 <sub>16</sub>	Processor mode register 1	PM1	000010002
0006 <sub>16</sub>	System clock control register 0	CM0	010010002
0007 <sub>16</sub>	System clock control register 1	CM1	001000002
0008 <sub>16</sub>			
0009 <sub>16</sub>	Address match interrupt enable register	AIER	XXXXXX002
000A <sub>16</sub>	Protect register	PRCR	XX0000002
000B <sub>16</sub>			
000C <sub>16</sub>	Oscillation stop detection register <sup>(2)</sup>	CM2	0X0000102
000D <sub>16</sub>			
000E <sub>16</sub>	Watchdog timer start register	WDTS	XX16
000F <sub>16</sub>	Watchdog timer control register	WDC	00XXXXXX2
0010 <sub>16</sub>	Address match interrupt register 0	RMAD0	0016 0016 X016
0011 <sub>16</sub>			
0012 <sub>16</sub>			
0013 <sub>16</sub>			
0014 <sub>16</sub>	Address match interrupt register 1	RMAD1	0016 0016 X016
0015 <sub>16</sub>			
0016 <sub>16</sub>			
0017 <sub>16</sub>			
0018 <sub>16</sub>			
0019 <sub>16</sub>	Voltage detection register 1 <sup>(3)</sup>	VCR1	000010002
001A <sub>16</sub>	Voltage detection register 2 <sup>(3)</sup>	VCR2	0016
001B <sub>16</sub>			
001C <sub>16</sub>	PLL control register 0	PLC0	0001X0102
001D <sub>16</sub>			
001E <sub>16</sub>	Processor mode register 2	PM2	XXX000002
001F <sub>16</sub>	Low voltage detection interrupt register	D4INT	0016
0020 <sub>16</sub>	DMA0 source pointer	SAR0	XX16 XX16 XX16
0021 <sub>16</sub>			
0022 <sub>16</sub>			
0023 <sub>16</sub>			
0024 <sub>16</sub>	DMA0 destination pointer	DAR0	XX16 XX16 XX16
0025 <sub>16</sub>			
0026 <sub>16</sub>			
0027 <sub>16</sub>			
0028 <sub>16</sub>	DMA0 transfer counter	TCR0	XX16 XX16
0029 <sub>16</sub>			
002A <sub>16</sub>			
002B <sub>16</sub>			
002C <sub>16</sub>	DMA0 control register	DM0CON	00000X002
002D <sub>16</sub>			
002E <sub>16</sub>			
002F <sub>16</sub>			
0030 <sub>16</sub>	DMA1 source pointer	SAR1	XX16 XX16 XX16
0031 <sub>16</sub>			
0032 <sub>16</sub>			
0033 <sub>16</sub>			
0034 <sub>16</sub>	DMA1 destination pointer	DAR1	XX16 XX16 XX16
0035 <sub>16</sub>			
0036 <sub>16</sub>			
0037 <sub>16</sub>			
0038 <sub>16</sub>	DMA1 transfer counter	TCR1	XX16 XX16
0039 <sub>16</sub>			
003A <sub>16</sub>			
003B <sub>16</sub>			
003C <sub>16</sub>	DMA1 control register	DM1CON	00000X002
003D <sub>16</sub>			
003E <sub>16</sub>			
003F <sub>16</sub>			

NOTES:

- 1.The blank spaces are reserved. No access is allowed.
2. The CM20, CM21, and CM27 bits do not change at oscillation stop detection reset.
3. This register does not change at software reset, watchdog timer reset and oscillation stop detection reset.

X : Undefined

**Table 4.4 SFR Information(4)(1)**

Address	Register	Symbol	After Reset
0300 <sub>16</sub> 0301 <sub>16</sub>	TM, WG register 0	G1TM0, G1PO0	XX16 XX16
0302 <sub>16</sub> 0303 <sub>16</sub>	TM, WG register 1	G1TM1, G1PO1	XX16 XX16
0304 <sub>16</sub> 0305 <sub>16</sub>	TM, WG register 2	G1TM2, G1PO2	XX16 XX16
0306 <sub>16</sub> 0307 <sub>16</sub>	TM, WG register 3	G1TM3, G1PO3	XX16 XX16
0308 <sub>16</sub> 0309 <sub>16</sub>	TM, WG register 4	G1TM4, G1PO4	XX16 XX16
030A <sub>16</sub> 030B <sub>16</sub>	TM, WG register 5	G1TM5, G1PO5	XX16 XX16
030C <sub>16</sub> 030D <sub>16</sub>	TM, WG register 6	G1TM6, G1PO6	XX16 XX16
030E <sub>16</sub> 030F <sub>16</sub>	TM, WG register 7	G1TM7, G1PO7	XX16 XX16
0310 <sub>16</sub>	WG control register 0	G1POCR0	0X00XX002
0311 <sub>16</sub>	WG control register 1	G1POCR1	0X00XX002
0312 <sub>16</sub>	WG control register 2	G1POCR2	0X00XX002
0313 <sub>16</sub>	WG control register 3	G1POCR3	0X00XX002
0314 <sub>16</sub>	WG control register 4	G1POCR4	0X00XX002
0315 <sub>16</sub>	WG control register 5	G1POCR5	0X00XX002
0316 <sub>16</sub>	WG control register 6	G1POCR6	0X00XX002
0317 <sub>16</sub>	WG control register 7	G1POCR7	0X00XX002
0318 <sub>16</sub>	TM control register 0	G1TMCR0	0016
0319 <sub>16</sub>	TM control register 1	G1TMCR1	0016
031A <sub>16</sub>	TM control register 2	G1TMCR2	0016
031B <sub>16</sub>	TM control register 3	G1TMCR3	0016
031C <sub>16</sub>	TM control register 4	G1TMCR4	0016
031D <sub>16</sub>	TM control register 5	G1TMCR5	0016
031E <sub>16</sub>	TM control register 6	G1TMCR6	0016
031F <sub>16</sub>	TM control register 7	G1TMCR7	0016
0320 <sub>16</sub> 0321 <sub>16</sub>	Base timer register	G1BT	XX16 XX16
0322 <sub>16</sub>	Base timer control register 0	G1BCR0	0016
0323 <sub>16</sub>	Base timer control register 1	G1BCR1	0016
0324 <sub>16</sub>	TM prescale register 6	G1TPR6	0016
0325 <sub>16</sub>	TM prescale register 7	G1TPR7	0016
0326 <sub>16</sub>	Function enable register	G1FE	0016
0327 <sub>16</sub>	Function select register	G1FS	0016
0328 <sub>16</sub> 0329 <sub>16</sub>	Base timer reset register	G1BTRR	XX16 XX16
032A <sub>16</sub>	Divider register	G1DV	0016
032B <sub>16</sub>			
032C <sub>16</sub>			
032D <sub>16</sub>			
032E <sub>16</sub>			
032F <sub>16</sub>			
0330 <sub>16</sub>	Interrupt request register	G1IR	XX16
0331 <sub>16</sub>	Interrupt enable register 0	G1IE0	0016
0332 <sub>16</sub>	Interrupt enable register 1	G1IE1	0016
0333 <sub>16</sub>			
0334 <sub>16</sub>			
0335 <sub>16</sub>			
0336 <sub>16</sub>			
0337 <sub>16</sub>			
0338 <sub>16</sub>			
0339 <sub>16</sub>			
033A <sub>16</sub>			
033B <sub>16</sub>			
033C <sub>16</sub>			
033D <sub>16</sub>			
033E <sub>16</sub>	NMI digital debounce register	NDDR	FF16
033F <sub>16</sub>	P17 digital debounce register	P17DDR	FF16

Note 1:The blank spaces are reserved. No access is allowed.

X : Undefined

**Table 4.5 SFR Information(5)<sup>(1)</sup>**

Address	Register	Symbol	After Reset
034016			
034116			
034216	Timer A1-1 register	TA11	XX16 XX16
034316			
034416	Timer A2-1 register	TA21	XX16 XX16
034516			
034616	Timer A4-1 register	TA41	XX16 XX16
034716			
034816	Three-phase PWM control register 0	INVCO	0016
034916	Three-phase PWM control register 1	INVC1	0016
034A16	Three-phase output buffer register 0	IDBO	001111112
034B16	Three-phase output buffer register 1	IDB1	001111112
034C16	Dead time timer	DTT	XX16
034D16	Timer B2 interrupt occurrence frequency set counter	ICTB2	XX16
034E16	Position-data-retain function control register	PDRF	XXXX00002
034F16			
035016			
035116			
035216			
035316			
035416			
035516			
035616			
035716			
035816			
035916			
035A16			
035B16			
035C16			
035D16			
035E16	Interrupt request cause select register 2	IFSR2A	00XXXXX02 <sup>(2)</sup>
035F16	Interrupt request cause select register	IFSR	0016
036016	SI/O3 transmit/receive register	S3TRR	XX16
036116			
036216	SI/O3 control register	S3C	010000002
036316	SI/O3 bit rate generator	S3BRG	XX16
036416	SI/O4 transmit/receive register	S4TRR	XX16
036516			
036616	SI/O4 control register	S4C	010000002
036716	SI/O4 bit rate generator	S4BRG	XX16
036816			
036916			
036A16			
036B16			
036C16			
036D16			
036E16			
036F16			
037016			
037116			
037216			
037316			
037416	UART2 special mode register 4	U2SMR4	0016
037516	UART2 special mode register 3	U2SMR3	000X0X0X2
037616	UART2 special mode register 2	U2SMR2	X00000002
037716	UART2 special mode register	U2SMR	X00000002
037816	UART2 transmit/receive mode register	U2MR	0016
037916	UART2 bit rate generator	U2BRG	XX16
037A16	UART2 transmit buffer register	U2TB	XX16 XX16
037B16			
037C16	UART2 transmit/receive control register 0	U2C0	000010002
037D16	UART2 transmit/receive control register 1	U2C1	000000102
037E16	UART2 receive buffer register	U2RB	XX16 XX16
037F16			

Note 1: The blank spaces are reserved. No access is allowed.

Note 2: Write 1 to bit 0 after reset.

X : Undefined

# Appendix 1. Package Dimensions

JEITA Package Code	RENESAS Code	Previous Code	MASS[Typ.]
P-LQFP64-10x10-0.50	PLQP0064KB-A	64P6Q-A / FP-64K / FP-64KV	0.3g

**NOTE)**

1. DIMENSIONS "A1" AND "A2" DO NOT INCLUDE MOLD FLASH.
2. DIMENSION "A3" DOES NOT INCLUDE TRIM OFFSET.


Reference Symbol	Dimension in Millimeters		
	Min	Nom	Max
D	9.9	10.0	10.1
E	9.9	10.0	10.1
A <sub>2</sub>	—	1.4	—
H <sub>D</sub>	11.8	12.0	12.2
H <sub>E</sub>	11.8	12.0	12.2
A	—	—	1.7
A <sub>1</sub>	0.05	0.1	0.15
b <sub>p</sub>	0.15	0.20	0.25
b <sub>1</sub>	—	0.18	—
c	0.09	0.145	0.20
c <sub>1</sub>	—	0.125	—
θ	0°	—	8°
[E]	—	0.5	—
x	—	—	0.08
y	—	—	0.08
Z <sub>D</sub>	—	1.25	—
Z <sub>E</sub>	—	1.25	—
L	0.35	0.5	0.65
L <sub>1</sub>	—	1.0	—

JEITA Package Code	RENESAS Code	Previous Code	MASS[Typ.]
P-LQFP80-12x12-0.50	PLQP0080KB-A	80P6Q-A	0.5g

**NOTE)**

1. DIMENSIONS "A1" AND "A2" DO NOT INCLUDE MOLD FLASH.
2. DIMENSION "A3" DOES NOT INCLUDE TRIM OFFSET.

Reference Symbol	Dimension in Millimeters		
	Min	Nom	Max
D	11.9	12.0	12.1
E	11.9	12.0	12.1
A <sub>2</sub>	—	1.4	—
H <sub>D</sub>	13.8	14.0	14.2
H <sub>E</sub>	13.8	14.0	14.2
A	—	—	1.7
A <sub>1</sub>	0	0.1	0.2
b <sub>p</sub>	0.15	0.20	0.25
b <sub>1</sub>	—	0.18	—
c	0.09	0.145	0.20
c <sub>1</sub>	—	0.125	—
θ	0°	—	10°
[E]	—	0.5	—
x	—	—	0.08
y	—	—	0.08
Z <sub>D</sub>	—	1.25	—
Z <sub>E</sub>	—	1.25	—
L	0.3	0.5	0.7
L <sub>1</sub>	—	1.0	—



## Renesas Technology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Keep safety first in your circuit designs!

1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.  
The information described here may contain technical inaccuracies or typographical errors.  
Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.  
Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (<http://www.renesas.com>).
4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.
7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.  
Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.



### RENESAS SALES OFFICES

<http://www.renesas.com>

Refer to "<http://www.renesas.com/en/network>" for the latest and detailed information.

#### Renesas Technology America, Inc.

450 Holger Way, San Jose, CA 95134-1368, U.S.A  
Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

#### Renesas Technology Europe Limited

Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.  
Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

#### Renesas Technology (Shanghai) Co., Ltd.

Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120  
Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7898

#### Renesas Technology Hong Kong Ltd.

7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong  
Tel: <852> 2265-6688, Fax: <852> 2730-6071

#### Renesas Technology Taiwan Co., Ltd.

10th Floor, No.99, Fushing North Road, Taipei, Taiwan  
Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

#### Renesas Technology Singapore Pte. Ltd.

1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632  
Tel: <65> 6213-0200, Fax: <65> 6278-8001

#### Renesas Technology Korea Co., Ltd.

Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea  
Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

#### Renesas Technology Malaysia Sdn. Bhd.

Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jalan Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia  
Tel: <603> 7955-9390, Fax: <603> 7955-9510