



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Not For New Designs
Core Processor	M16C/60
Core Size	16-Bit
Speed	20MHz
Connectivity	I ² C, IEBus, SIO, UART/USART
Peripherals	DMA, POR, PWM, Voltage Detect, WDT
Number of I/O	55
Program Memory Size	96KB (96K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 13x10b
Oscillator Type	Internal
Operating Temperature	-20°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LFQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/m30281fahp-u9b

1. Overview

The M16C/28 Group (M16C/28 and M16C/28B) MCU are single-chip control MCU, fabricated using high-performance silicon gate CMOS technology with the M16C/60 series CPU core. The M16C/28 Group (M16C/28 and M16C/28B) are housed in 64-pin and 80-pin plastic molded LQFP packages and also in 85-pin plastic molded TFLGA (Thin Fine Pitch Land Grid Array) package. With a 1-Mbyte address space, this MCU combines advanced instruction manipulation capabilities to process complex instructions by less bytes and execute instructions at higher speed. It includes a multiplier and DMAC adequate for office automation, communication devices and other high-speed processing applications.

The M16C/28 has Normal-ver., T-ver., and V-ver.. The M16C/28B has Normal-ver. only.

This hardware manual describes the Normal-ver. only. Please contact Renesas Technology Corp. for T-ver./V-ver. information.

1.1 Applications

Audio, cameras, office equipment, communication equipment, portable equipment, home appliances (inverter solution), motor control, industrial equipment, etc.

1.2 Performance Overview

Table 1.1 and 1.2 outline performance overview of the M16C/28 Group (M16C/28, M16C/28B).

Table 1.1 M16C/28 Group (M16C/28, M16C/28) Performance (80/85-Pin Package)

	Item	Performance
CPU	Number of basic instructions	91 instructions
	Minimum instruction execution time	41.7 ns ($f(BCLK) = 24$ MHz, $V_{CC} = 4.2$ V to 5.5 V) (M16C/28B) 50 ns ($f(BCLK) = 20$ MHz, $V_{CC} = 3.0$ V to 5.5 V) (M16C/28, M16C/28B) 100 ns ($f(BCLK) = 10$ MHz, $V_{CC} = 2.7$ V to 5.5 V) (M16C/28, M16C/28B)
	Operation mode	Single chip mode
	Address space	1M bytes
	Memory capacity	See Table 1.3
Peripheral Function	I/O port	Input/Output : 71 lines
	Multifunction timer	TimerA:16 bits x 5 channels, TimerB:16 bits x 3 channels Three-phase Motor Control Timer TimerS (Input Capture/Output Compare) : 16bit base timer x 1 channel (Input/Output x 8 channels)
	Serial I/O	2 channels (UART0, UART1) UART, clock synchronous 1 channel (UART2) UART, clock synchronous, I ² C bus ⁽¹⁾ , or IEBus ⁽²⁾ 2 channels (SI/O3, SI/O4) Clock synchronous 1 channel (Multi-Master I ² C bus ⁽¹⁾)
	A/D converter	10 bits x 24 channels
	DMAC	2 channels
	Watchdog timer	15 bits x 1 (with prescaler)
	Interrupt	25 internal and 8 external sources, 4 software sources, 7 levels
	Clock generation circuit	4 circuits • Main clock (*) • Sub-clock (*) • On-chip oscillator • PLL frequency synthesizer (*) Equipped with a built-in feedback resistor
	Oscillation Stop Detect Function	Main clock oscillation stop, re-oscillation detect function
	Voltage detection circuit	Available
Electrical Characteristics	Power supply voltage	$V_{CC} = 4.2$ V to 5.5 V ($f(BCLK) = 24$ MHz) (M16C/28B) $V_{CC} = 3.0$ V to 5.5 V ($f(BCLK) = 20$ MHz) (M16C/28, M16C/28B) $V_{CC} = 2.7$ V to 5.5 V ($f(BCLK) = 10$ MHz) (M16C/28, M16C/28B)
	Power consumption	16 mA ($V_{CC} = 5$ V, $f(BCLK) = 20$ MHz) 25 μ A ($f(XCIN) = 32$ KHz on RAM) 3.0 μ A ($V_{CC} = 3$ V, $f(XCIN) = 32$ KHz, in wait mode) 0.7 μ A ($V_{CC} = 3$ V, in stop mode)
Flash Memory	Program/erase supply voltage	2.7 V to 5.5 V
	Program and erase endurance	100 times (all space) or 1,000 times (Blocks 0 to 5) /10,000 times (Block A, Block B ⁽³⁾)
Operating Ambient Temperature		-20 to 85°C/-40 to 85°C ⁽³⁾
Package		80-pin plastic mold LQFP, 85-pin plastic mold TFLGA

NOTES:

1. I²C bus is a trademark of Koninklijke Philips Electronics N. V.
2. IEBus is a trademark of NEC Electronics Corporation.
3. Refer to **Table 1.5** to **1.7** for number of program/erase.
4. Use PLL frequency synthesizer to use M16C/28B at $f(BCLK) = 24$ MHz.

Table 1.2 M16C/28 Group (M16C/28, M16C/28) (64-Pin Package)

	Item	Performance
CPU	Number of basic instructions	91 instructions
	Minimum instruction execution time	41.7 ns ($f(BCLK) = 24 \text{ MHz}$, $VCC = 4.2 \text{ V}$ to 5.5 V) (M16C/28B) 50 ns ($f(BCLK) = 20 \text{ MHz}$, $VCC = 3.0\text{V}$ to 5.5V) (M16C/28, M16C/28B) 100 ns ($f(BCLK) = 10 \text{ MHz}$, $VCC = 2.7\text{V}$ to 5.5V) (M16C/28, M16C/28B)
	Operation mode	Single chip mode
	Address space	1M bytes
	Memory capacity	See Table 1.3
Peripheral Function	I/O Port	Input/Output : 55 lines
	Multifunction timer	TimerA:16 bits x 5 channels, TimerB:16 bits x 3 channels Three-phase Motor Control Timer TimerS (Input Capture/Output Compare) : 16bit base timer x 1 channel (Input/Output x 8 channels)
	Serial I/O	2 channels (UART0, UART1) UART, clock synchronous 1 channel (UART2) UART, clock synchronous, I ² C bus ⁽¹⁾ , or IEBus ⁽²⁾ 1 channels (SI/O3, SI/O4) Clock synchronous 1 channel (Multi-Master I ² C bus ⁽¹⁾)
	A/D converter	10 bits x 13 channels
	DMAC	2 channels
	Watchdog timer	15 bits x 1 (with prescaler)
	Interrupt	24 internal and 8 external sources, 4 software sources, 7 levels
	Clock generation circuit	4 circuits • Main clock(*) • Sub-clock(*) • On-chip oscillator • PLL frequency synthesizer (*) Equipped with a built-in feedback resistor
	Oscillation Stop Detect Function	Main clock oscillation stop, re-oscillation detect function
	Voltage detection circuit	Available
Electrical Characteristics	Power supply voltage	$VCC = 4.2 \text{ V}$ to 5.5 V ($f(BCLK) = 24 \text{ MHz}$) (M16C/28) $VCC = 3.0 \text{ V}$ to 5.5 V ($f(BCLK) = 20 \text{ MHz}$) (M16C/28, M16C/28B) $VCC = 2.7 \text{ V}$ to 5.5 V ($f(BCLK) = 10 \text{ MHz}$) (M16C/28, M16C/28B)
	Power consumption	16 mA ($VCC = 5 \text{ V}$, $f(BCLK) = 20 \text{ MHz}$) 25 μA ($f(XCIN) = 32 \text{ KHz}$ on RAM) 3.0 μA ($VCC = 3 \text{ V}$, $f(XCIN) = 32 \text{ KHz}$, in wait mode) 0.7 μA ($VCC = 3 \text{ V}$, in stop mode)
Flash Memory	Program/erase supply voltage	2.7 V to 5.5 V
	Program and erase endurance	100 times (all space) or 1,000 times (Blocks 0 to 5) /10,000 times (Block A, Block B ⁽³⁾)
Operating Ambient Temperature		-20 to 85°C /-40 to 85°C ⁽³⁾
Package		64-pin plastic mold LQFP

NOTES:

1. I²C bus is a trademark of Koninklijke Philips Electronics N. V.
2. IEBus is a trademark of NEC Electronics Corporation.
3. Refer to **Table 1.5** to **1.7** for number of program/erase.
4. Use PLL frequency synthesizer to use M16C/28B at $f(BCLK) = 24 \text{ MHz}$.

1.3 Block Diagram

Figure 1.1 is a block diagram of the M16C/28 Group (M16C/28, M16C/28B), 80-pin and 85-pin package.

Figure 1.2 is a block diagram of the M16C/28 Group (M16C/28, M16C/28B), 64-pin package.




Figure 1.1 M16C/28 Group (M16C/28, M16C/28B), 80-Pin/85-Pin Block Diagram




Figure 1.2 M16C/28 Group (M16C/28, M16C/28B), 64-Pin Block Diagram


**Figure 1.3 Product Numbering System**

Table 1.5 Product Code (Flash Memory-ver.) - M16C/28 Normal-ver., 64-Pin⁽¹⁾/80-Pin⁽¹⁾/85-Pin Package

Product Code	Package	Internal ROM (User Program Space)		Internal ROM (Data Space)		Operating Ambient Temperature	
		Program and Erase Endurance	Temperature Range	Program and Erase Endurance	Temperature Range		
U3	Lead free	100	0 to 60°C	100	0 to 60°C	-40 to 85°C	
U5					-40 to 85°C	-20 to 85°C	
U7		1,000		10,000	-40 to 85°C	-40 to 85°C	
U9					-20 to 85°C	-20 to 85°C	

NOTE:

1. The lead contained products, D3, D5, D7 and D9, are put together with U3, U5, U7 and U9 respectively. Lead-free (Sn-Ag-Cu plating) products can be mounted by both conventional Sn-Pb paste and Lead-free paste.

Table 1.6 Product Code (Flash Memory-ver.) - M16C/28B Normal-ver., 64-Pin/85-Pin Package


Product Code	Package	Internal ROM (User Program Space)		Internal ROM (Data Space)		Operating Ambient Temperature
		Program and Erase Endurance	Temperature Range	Program and Erase Endurance	Temperature Range	
U7	Lead-free	1,000	0 to 60°C	10,000	-40 to 85°C	-40 to 85°C

Table 1.7 Product Code (Mask ROM ver.) - M16C/28B Normal-ver., 64-Pin/80-Pin/85-Pin Package

Product Code	Package	Operating Ambient Temperature
U3	Lead-free	-40 to 85°C
U5		-20 to 85°C

1.5 Pin Assignment

Figures 1.5 to 1.7 show the pin Assignments (top view).



NOTES :


1. The numbers in each grid (circle) show the pin numbers of the M30280FAHP (80P6Q-A package)
2. Connect grids written as (Vss) to Vss(GND) or leave them open.
3. Set PACR2 to PACR0 bits in the PACR register to "0112" before you input and output it after resetting to each pin. When the PACR register is not set, the input and output function of some pins are disabled.

Package: PTLG0085JB-A(85F0G)

Figure 1.5 Pin Assignment (Top View) of 85-pin Package

Table 1.8 Pin Characteristics for 85-pin Package (continued)

Pin No.	Control Pin	Port	Interrupt Pin	Timer Pin	Timer S Pin	UART Pin	Multi-master I ² C bus Pin	Analog Pin	PLQP0080KB-A Pin Number
E8		P15	INT ₃	IDV				ADTRG	54
E9		P16	INT ₄	IDW					53
E10		P17	INT ₅	IDU	INPC1 ₇				52
F1	Vcc								13
F2	Vcc								13
F3		P85	NMI	SD					14
F8	Vss ⁽¹⁾								(11)
F9		P20			OUTC1 ₀ / INPC1 ₀		SDAMM		51
F10		P21			OUTC1 ₁ / INPC1 ₁		SCLMM		50
G1		P84	INT ₂	ZP					15
G2		P83	INT ₁						16
G3		P82	INT ₀						17
G8		P22			OUTC1 ₂ / INPC1 ₂				49
G9		P23			OUTC1 ₃ / INPC1 ₃				48
G10		P24			OUTC1 ₄ / INPC1 ₄				47
H1		P81		TA4IN / U					18
H2		P80		TA4OUT / U					19
H3		P71		TA0IN		RxD ₂ / SCL ₂ / CLK ₁			26
H4		P66				RxD ₁			29
H5	Vss ⁽¹⁾								(11)
H6		P35							34
H7		P32			SOUT3				37
H8		P25			OUTC1 ₅ / INPC1 ₅				46
H9		P26			OUTC1 ₆ / INPC1 ₆				45
H10		P27			OUTC1 ₇ / INPC1 ₇				44
J1		P76		TA3OUT					21
J2		P74		TA2OUT / W					23
J3		P72		TA1OUT / V		CLK ₂ / RxD ₁			25
J4		P67				TxD ₁			28
J5		P64				RTS ₁ / CTS ₁ / CTS ₀ / CLKS ₁			31
J6		P36							33
J7		P33							36
J8		P62			RxD ₀				41
J9		P60				RTS ₀ / CTS ₀			43
J10		P61			CLK ₀				42
K1		P77		TA3IN					20
K2		P75		TA2IN / W					22
K3		P73		TA1IN / V		CTS ₂ / RTS ₂ / TxD ₁			24
K4		P70		TA0OUT		TxD ₂ / SDA ₂ / RTS ₁ / CTS ₁ / CTS ₀ / CLKS ₁			27
K5		P65			CLK ₁				30
K6		P37							32
K7		P34							35
K8		P63			TxD ₀				40
K9		P30			CLK ₃				39
K10		P31			SIN ₃				38

**Figure 1.5 Pin Assignment (Top View) of 80-Pin Package**




Figure 1.6 Pin Assignment (Top View) of 64-Pin Package

Table 1.10 Pin Characteristics for 64-Pin Package

Pin No.	Control Pin	Port	Interrupt Pin	Timer Pin	Timer S Pin	UART Pin	Mult-master I ² C bus Pin	Analog Pin
1		P91		TA1IN				
2		P90		TBoIN				
3	CNVss							
4	XCIN	P87						
5	XCO _{UT}	P86						
6	RESET							
7	XOUT							
8	Vss							
9	XIN							
10	Vcc							
11		P85	NMI	SD				
12		P84	INT ₂	ZP				
13		P83	INT ₁					
14		P82	INT ₀					
15		P81		TA4IN / U				
16		P80		TA4OUT / U				
17		P77		TA3IN				
18		P76		TA3OUT				
19		P75		TA2IN / W				
20		P74		TA2OUT / W				
21		P73		TA1IN / V		CTS ₂ / RTS ₂ / TxD ₁		
22		P72		TA1OUT / V		CLK ₂ / RxD ₁		
23		P71		TA0IN		RxD ₂ / SCL ₂ / CLK ₁		
24		P70		TA0OUT		TXD ₂ / SDA ₂ / RTS ₁ / CTS ₁ / CTS ₀ / CLKS ₁		
25		P67				TxD ₁		
26		P66				RxD ₁		
27		P65				CLK ₁		
28		P64				RTS ₁ / CTS ₁ / CTS ₀ / CLKS ₁		
29		P33				SOUT ₃		
30		P32				SIN ₃		
31		P31				CLK ₃		
32		P30				TxD ₀		
33		P63				RxD ₀		
34		P62				CLK ₀		
35		P61				RTS ₀ / CTS ₀		
36		P60						
37		P27			OUTC ₁₇ / INPC ₁₇			
38		P26			OUTC ₁₆ / INPC ₁₆			
39		P25			OUTC ₁₅ / INPC ₁₅			
40		P24			OUTC ₁₄ / INPC ₁₄			

Table 10 Pin Characteristics for 64-Pin Package (Continued)

Pin No.	Control Pin	Port	Interrupt Pin	Timer Pin	Timer S Pin	UART Pin	Multi-master I ² C bus Pin	Analog Pin
41		P23			OUTC13 / INPC13			
42		P22			OUTC12 / INPC12			
43		P21			OUTC11 / INPC11		SCLMM	
44		P20			OUTC10 / INPC10		SDAMM	
45		P17	INT5	IDU	INPC17			
46		P16	INT4	IDW				
47		P15	INT3	IDV				ADTRG
48		P03						AN03
49		P02						AN02
50		P01						AN01
51		P00						AN00
52		P107	KI3					AN7
53		P106	KI2					AN6
54		P105	KI1					AN5
55		P104	KI0					AN4
56		P103						AN3
57		P102						AN2
58		P101						AN1
59	AVss							
60		P100						AN0
61	VREF							
62	AVcc							
63		P93						AN24
64		P92		TB2IN				

2.3 Frame Base Register (FB)

FB is configured with 16 bits, and is used for FB relative addressing.

2.4 Interrupt Table Register (INTB)

INTB is configured with 20 bits, indicating the start address of an interrupt vector table.

2.5 Program Counter (PC)

PC is configured with 20 bits, indicating the address of an instruction to be executed.

2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

Stack pointer (SP) comes in two types: USP and ISP, each configured with 16 bits.

Your desired type of stack pointer (USP or ISP) can be selected by the U flag of FLG.

2.7 Static Base Register (SB)

SB is configured with 16 bits, and is used for SB relative addressing.

2.8 Flag Register (FLG)

FLG consists of 11 bits, indicating the CPU status.

2.8.1 Carry Flag (C Flag)

This flag retains a carry, borrow, or shift-out bit that has occurred in the arithmetic/logic unit.

2.8.2 Debug Flag (D Flag)

The D flag is used exclusively for debugging purpose. During normal use, it must be set to 0.

2.8.3 Zero Flag (Z Flag)

This flag is set to 1 when an arithmetic operation resulted in 0; otherwise, it is 0.

2.8.4 Sign Flag (S Flag)

This flag is set to 1 when an arithmetic operation resulted in a negative value; otherwise, it is 0.

2.8.5 Register Bank Select Flag (B Flag)

Register bank 0 is selected when this flag is 0 ; register bank 1 is selected when this flag is 1.

2.8.6 Overflow Flag (O Flag)

This flag is set to 1 when the operation resulted in an overflow; otherwise, it is 0.

2.8.7 Interrupt Enable Flag (I Flag)

This flag enables a maskable interrupt.

Maskable interrupts are disabled when the I flag is 0, and are enabled when the I flag is 1. The I flag is cleared to 0 when the interrupt request is accepted.

2.8.8 Stack Pointer Select Flag (U Flag)

ISP is selected when the U flag is 0; USP is selected when the U flag is 1.

The U flag is cleared to 0 when a hardware interrupt request is accepted or an INT instruction for software interrupt Nos. 0 to 31 is executed.

2.8.9 Processor Interrupt Priority Level (IPL)

IPL is configured with three bits, for specification of up to eight processor interrupt priority levels from level 0 to level 7.

If a requested interrupt has priority greater than IPL, the interrupt is enabled.

2.8.10 Reserved Area

When write to this bit, write 0. When read, its content is indeterminate.

3. Memory

Figure 3.1 is a memory map of the M16C/28 Group (M16C/28, M16C/28B). M16C/28 Group provides 1-Mbyte address space from addresses 0000016 to FFFFF16. The internal ROM is allocated lower addresses beginning with address FFFFF16. For example, 64 Kbytes internal ROM is allocated addresses F000016 to FFFFF16.

Two 2-Kbyte internal ROM areas, block A and block B, are available in the flash memory version. The blocks are allocated addresses F00016 to FFFF16.

The fixed interrupt vector tables are allocated addresses FFFDC16 to FFFFF16. It stores the starting address of each interrupt routine. See the section on interrupts for details.

The internal RAM is allocated higher addresses beginning with address 0040016. For example, 4-Kbytes internal RAM is allocated addresses 0040016 to 013FF16. Besides storing data, it becomes stacks when the subroutine is called or an interrupt is acknowledged.

SFR, consisting of control registers for peripheral functions such as I/O port, A/D converter, serial I/O, timers is allocated addresses 0000016 to 003FF16. All blank spaces within SFR are reserved and cannot be accessed by users.

The special page vector table is allocated to the addresses FFE0016 to FFFDB16. This vector is used by the JMPS or JSRS instruction. For details, refer to the **M16C/60 and M16C/20 Series Software Manual**.




Figure 3.1 Memory Map

4. Special Function Register (SFR)

SFR (Special Function Register) is the control register of peripheral functions. **Tables 4.1 to 4.7** list the SFR information.

Table 4.1 SFR Information(1)(¹)

Address	Register	Symbol	After Reset
0000 ₁₆			
0001 ₁₆			
0002 ₁₆			
0003 ₁₆			
0004 ₁₆	Processor mode register 0	PM0	0016
0005 ₁₆	Processor mode register 1	PM1	000010002
0006 ₁₆	System clock control register 0	CM0	010010002
0007 ₁₆	System clock control register 1	CM1	001000002
0008 ₁₆			
0009 ₁₆	Address match interrupt enable register	AIER	XXXXXX002
000A ₁₆	Protect register	PRCR	XX0000002
000B ₁₆			
000C ₁₆	Oscillation stop detection register (²)	CM2	0X0000102
000D ₁₆			
000E ₁₆	Watchdog timer start register	WDTS	XX16
000F ₁₆	Watchdog timer control register	WDC	00XXXXXX2
0010 ₁₆	Address match interrupt register 0	RMAD0	0016 0016 X016
0011 ₁₆			
0012 ₁₆			
0013 ₁₆			
0014 ₁₆	Address match interrupt register 1	RMAD1	0016 0016 X016
0015 ₁₆			
0016 ₁₆			
0017 ₁₆			
0018 ₁₆			
0019 ₁₆	Voltage detection register 1 (³)	VCR1	000010002
001A ₁₆	Voltage detection register 2 (³)	VCR2	0016
001B ₁₆			
001C ₁₆	PLL control register 0	PLC0	0001X0102
001D ₁₆			
001E ₁₆	Processor mode register 2	PM2	XXX000002
001F ₁₆	Low voltage detection interrupt register	D4INT	0016
0020 ₁₆	DMA0 source pointer	SAR0	XX16 XX16 XX16
0021 ₁₆			
0022 ₁₆			
0023 ₁₆			
0024 ₁₆	DMA0 destination pointer	DAR0	XX16 XX16 XX16
0025 ₁₆			
0026 ₁₆			
0027 ₁₆			
0028 ₁₆	DMA0 transfer counter	TCR0	XX16 XX16
0029 ₁₆			
002A ₁₆			
002B ₁₆			
002C ₁₆	DMA0 control register	DM0CON	00000X002
002D ₁₆			
002E ₁₆			
002F ₁₆			
0030 ₁₆	DMA1 source pointer	SAR1	XX16 XX16 XX16
0031 ₁₆			
0032 ₁₆			
0033 ₁₆			
0034 ₁₆	DMA1 destination pointer	DAR1	XX16 XX16 XX16
0035 ₁₆			
0036 ₁₆			
0037 ₁₆			
0038 ₁₆	DMA1 transfer counter	TCR1	XX16 XX16
0039 ₁₆			
003A ₁₆			
003B ₁₆			
003C ₁₆	DMA1 control register	DM1CON	00000X002
003D ₁₆			
003E ₁₆			
003F ₁₆			

NOTES:

- 1.The blank spaces are reserved. No access is allowed.
2. The CM20, CM21, and CM27 bits do not change at oscillation stop detection reset.
3. This register does not change at software reset, watchdog timer reset and oscillation stop detection reset.

X : Undefined

Table 4.3 SFR Information(3)⁽¹⁾

Address	Register	Symbol	After Reset
01B0 ₁₆			
01B1 ₁₆			
01B2 ₁₆			
01B3 ₁₆	Flash memory control register 4 ⁽²⁾	FMR4	010000002
01B4 ₁₆			
01B5 ₁₆	Flash memory control register 1 ⁽²⁾	FMR1	000XXX0X2
01B6 ₁₆			
01B7 ₁₆	Flash memory control register 0 ⁽²⁾	FMR0	000000012
01B8 ₁₆			
01B9 ₁₆			
0210 ₁₆	Low-power Consumption Control 0	LPCC0	X00000012
0211 ₁₆			
0212 ₁₆			
0213 ₁₆			
0214 ₁₆			
0215 ₁₆			
0216 ₁₆			
0217 ₁₆			
0218 ₁₆			
0219 ₁₆			
0250 ₁₆			
0251 ₁₆			
0252 ₁₆			
0253 ₁₆			
0254 ₁₆			
0255 ₁₆			
0256 ₁₆			
0257 ₁₆			
0258 ₁₆			
0259 ₁₆			
025A ₁₆			
025B ₁₆			
025C ₁₆	On-chip oscillator control register	ROCR	X00001012
025D ₁₆	Pin assignment control register	PACR	0016
025E ₁₆	Peripheral clock select register	PCLKR	000000112
025F ₁₆	Low-power Consumption Control 1	LPCC1	0016
02E0 ₁₆	I ² C0 data shift register	S00	XX16
02E1 ₁₆			
02E2 ₁₆	I ² C0 address register	S0D0	0016
02E3 ₁₆	I ² C0 control register 0	S1D0	0016
02E4 ₁₆	I ² C0 clock control register	S20	0016
02E5 ₁₆	I ² C0 start/stop condition control register	S2D0	000110102
02E6 ₁₆	I ² C0 control register 1	S3D0	001100002
02E7 ₁₆	I ² C0 control register 2	S4D0	0016
02E8 ₁₆	I ² C0 status register	S10	0001000X2
02E9 ₁₆			
02EA ₁₆			
02FE ₁₆			
02FF ₁₆			

Note 1:The blank spaces are reserved. No access is allowed.

Note 2:This register is included in the flash memory version.

X : Undefined

Table 4.7 SFR Information(7)⁽¹⁾

Address	Register	Symbol	After Reset
03C0 ₁₆ 03C1 ₁₆	A/D register 0	AD0	XX16 XX16
03C2 ₁₆ 03C3 ₁₆	A/D register 1	AD1	XX16 XX16
03C4 ₁₆ 03C5 ₁₆	A/D register 2	AD2	XX16 XX16
03C6 ₁₆ 03C7 ₁₆	A/D register 3	AD3	XX16 XX16
03C8 ₁₆ 03C9 ₁₆	A/D register 4	AD4	XX16 XX16
03CA ₁₆ 03CB ₁₆	A/D register 5	AD5	XX16 XX16
03CC ₁₆ 03CD ₁₆	A/D register 6	AD6	XX16 XX16
03CE ₁₆ 03CF ₁₆	A/D register 7	AD7	XX16 XX16
03D0 ₁₆			
03D1 ₁₆			
03D2 ₁₆	A/D trigger control register	ADTRGCON	0016
03D3 ₁₆	A/D convert status register 0	ADSTAT0	00000X002
03D4 ₁₆	A/D control register 2	ADCON2	0016
03D5 ₁₆			
03D6 ₁₆	A/D control register 0	ADCON0	00000XXX2
03D7 ₁₆	A/D control register 1	ADCON1	0016
03D8 ₁₆			
03D9 ₁₆			
03DA ₁₆			
03DB ₁₆			
03DC ₁₆			
03DD ₁₆			
03DE ₁₆			
03DF ₁₆			
03E0 ₁₆	Port P0 register	P0	XX16
03E1 ₁₆	Port P1 register	P1	XX16
03E2 ₁₆	Port P0 direction register	PD0	0016
03E3 ₁₆	Port P1 direction register	PD1	0016
03E4 ₁₆	Port P2 register	P2	XX16
03E5 ₁₆	Port P3 register	P3	XX16
03E6 ₁₆	Port P2 direction register	PD2	0016
03E7 ₁₆	Port P3 direction register	PD3	0016
03E8 ₁₆			
03E9 ₁₆			
03EA ₁₆			
03EB ₁₆			
03EC ₁₆	Port P6 register	P6	XX16
03ED ₁₆	Port P7 register	P7	XX16
03EE ₁₆	Port P6 direction register	PD6	0016
03EF ₁₆	Port P7 direction register	PD7	0016
03F0 ₁₆	Port P8 register	P8	XX16
03F1 ₁₆	Port P9 register	P9	XX16
03F2 ₁₆	Port P8 direction register	PD8	0016
03F3 ₁₆	Port P9 direction register	PD9	000X00002
03F4 ₁₆	Port P10 register	P10	XX16
03F5 ₁₆			
03F6 ₁₆	Port P10 direction register	PD10	0016
03F7 ₁₆			
03F8 ₁₆			
03F9 ₁₆			
03FA ₁₆			
03FB ₁₆			
03FC ₁₆	Pull-up control register 0	PUR0	0016
03FD ₁₆	Pull-up control register 1	PUR1	0016
03FE ₁₆	Pull-up control register 2	PUR2	0016
03FF ₁₆	Port control register	PCR	0016

Note 1:The blank spaces are reserved. No access is allowed.

X : Undefined

Appendix 1. Package Dimensions

JEITA Package Code	RENESAS Code	Previous Code	MASS[Typ.]
P-LQFP64-10x10-0.50	PLQP0064KB-A	64P6Q-A / FP-64K / FP-64KV	0.3g

NOTE)

1. DIMENSIONS "A1" AND "A2" DO NOT INCLUDE MOLD FLASH.
2. DIMENSION "A3" DOES NOT INCLUDE TRIM OFFSET.

Reference Symbol	Dimension in Millimeters		
	Min	Nom	Max
D	9.9	10.0	10.1
E	9.9	10.0	10.1
A ₂	—	1.4	—
H _D	11.8	12.0	12.2
H _E	11.8	12.0	12.2
A	—	—	1.7
A ₁	0.05	0.1	0.15
b _p	0.15	0.20	0.25
b ₁	—	0.18	—
c	0.09	0.145	0.20
c ₁	—	0.125	—
θ	0°	—	8°
[E]	—	0.5	—
x	—	—	0.08
y	—	—	0.08
Z _D	—	1.25	—
Z _E	—	1.25	—
L	0.35	0.5	0.65
L ₁	—	1.0	—

JEITA Package Code	RENESAS Code	Previous Code	MASS[Typ.]
P-LQFP80-12x12-0.50	PLQP0080KB-A	80P6Q-A	0.5g

NOTE)

1. DIMENSIONS "A1" AND "A2" DO NOT INCLUDE MOLD FLASH.
2. DIMENSION "A3" DOES NOT INCLUDE TRIM OFFSET.

Reference Symbol	Dimension in Millimeters		
	Min	Nom	Max
D	11.9	12.0	12.1
E	11.9	12.0	12.1
A ₂	—	1.4	—
H _D	13.8	14.0	14.2
H _E	13.8	14.0	14.2
A	—	—	1.7
A ₁	0	0.1	0.2
b _p	0.15	0.20	0.25
b ₁	—	0.18	—
c	0.09	0.145	0.20
c ₁	—	0.125	—
θ	0°	—	10°
[E]	—	0.5	—
x	—	—	0.08
y	—	—	0.08
Z _D	—	1.25	—
Z _E	—	1.25	—
L	0.3	0.5	0.7
L ₁	—	1.0	—

