



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	HC08
Core Size	8-Bit
Speed	8MHz
Connectivity	I ² C, IRSCI, SCI, SPI
Peripherals	LED, LVD, POR, PWM
Number of I/O	32
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Through Hole
Package / Case	42-SDIP (0.600", 15.24mm)
Supplier Device Package	42-PDIP
Purchase URL	https://www.e-xfl.com/pro/item?MUrl=&PartUrl=mc68hc908ap16cb

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong





6.3.9	CGM External Connections	. 87
6.4	I/O Signals	. 87
6.4.1	External Filter Capacitor Pin (CGMXFC)	
6.4.2	PLL Analog Power Pin (V _{DDA})	
6.4.3	PLL Analog Ground Pin (V _{SSA})	. 88
6.4.4	Oscillator Output Frequency Signal (CGMXCLK)	. 88
6.4.5	CGM Reference Clock (CGMRCLK)	
6.4.6	CGM VCO Clock Output (CGMVCLK)	. 88
6.4.7	CGM Base Clock Output (CGMOUT)	
6.4.8	CGM CPU Interrupt (CGMINT)	. 88
6.5	CGM Registers	. 88
6.5.1	PLL Control Register	
6.5.2	PLL Bandwidth Control Register	. 91
6.5.3	PLL Multiplier Select Registers	
6.5.4	PLL VCO Range Select Register	
6.5.5	PLL Reference Divider Select Register	
6.6	Interrupts	. 93
6.7	Special Modes	. 94
6.7.1	Wait Mode	. 94
6.7.2	Stop Mode	
6.7.3	CGM During Break Interrupts	. 94
6.8	Acquisition/Lock Time Specifications	. 95
6.8.1	Acquisition/Lock Time Definitions	
6.8.2	Parametric Influences on Reaction Time	
6.8.3	Choosing a Filter	. 96
	Chapter 7	
	System Integration Module (SIM)	
7.1	Introduction	97
7.2	SIM Bus Clock Control and Generation	
7.2.1	Bus Timing	
7.2.1	Clock Start-up from POR or LVI Reset	
7.2.3	Clocks in Stop Mode and Wait Mode	
7.3	Reset and System Initialization	
7.3.1	External Pin Reset	
7.3.2	Active Resets from Internal Sources	
7.3.2.1		
7.3.2.2		
7.3.2.3		
7.3.2.4		
7.3.2.5		
7.3.2.6		
7.4	SIM Counter	103
7.4.1	SIM Counter During Power-On Reset	
7.4.2	SIM Counter During Stop Mode Recovery	
7.4.3	SIM Counter and Reset States	
7.5	Exception Control	104



	Functional Description	
15.3.1	ADC Port I/O Pins	
15.3.2	Voltage Conversion	
15.3.3	Conversion Time	
15.3.4	Continuous Conversion	
15.3.5	Auto-Scan Mode	
15.3.6 15.3.7	Result Justification	
15.3.7	Data Register Interlocking	
	•	
15.4	Interrupts	
15.5	Low-Power Modes	
15.5.1 15.5.2	Wait Mode	
	Stop Mode	
15.6 15.6.1	I/O Signals	
15.6.2	ADC Voltage In (V _{ADIN})	
15.6.2	ADC Analog Ground Pin (V _{DDA})	
15.6.4	ADC Voltage Reference High Pin (V _{RFFH})	
15.6.5	ADC Voltage Reference Low Pin (V _{REFI})	
15.7	I/O Registers	
15.7.1	ADC Status and Control Register	
15.7.2	ADC Clock Control Register	
15.7.3	ADC Data Register 0 (ADRH0 and ADRL0)	
15.7.4	ADC Auto-Scan Mode Data Registers (ADRL1-ADRL3)	
15.7.5	ADC Auto-Scan Control Register (ADASCR)	
	Chapter 16	
10.1	Input/Output (I/O) Ports	050
16.1	Input/Output (I/O) Ports Introduction	
16.2	Input/Output (I/O) Ports Introduction	261
16.2 16.2.1	Input/Output (I/O) Ports Introduction Port A Port A Data Register (PTA)	261 261
16.2 16.2.1 16.2.2	Input/Output (I/O) Ports Introduction Port A Port A Data Register (PTA) Data Direction Register (DDRA)	261 261 261
16.2 16.2.1 16.2.2 16.2.3	Input/Output (I/O) Ports Introduction Port A Port A Data Register (PTA) Data Direction Register (DDRA) Port-A LED Control Register (LEDA)	261 261 261 263
16.2 16.2.1 16.2.2 16.2.3 16.3	Input/Output (I/O) Ports Introduction Port A Port A Data Register (PTA) Data Direction Register (DDRA) Port-A LED Control Register (LEDA) Port B	261 261 261 263 263
16.2 16.2.1 16.2.2 16.2.3 16.3 16.3.1	Input/Output (I/O) Ports Introduction Port A. Port A Data Register (PTA) Data Direction Register (DDRA) Port-A LED Control Register (LEDA) Port B. Port B Data Register (PTB)	261 261 261 263 263 263
16.2 16.2.1 16.2.2 16.2.3 16.3 16.3.1 16.3.2	Introduction Port A Port A Data Register (PTA) Data Direction Register (DDRA) Port-A LED Control Register (LEDA) Port B Port B Data Register (PTB) Data Direction Register B (DDRB)	261 261 263 263 263 264
16.2 16.2.1 16.2.2 16.2.3 16.3 16.3.1 16.3.2 16.4	Introduction Port A Port A Data Register (PTA) Data Direction Register (DDRA) Port-A LED Control Register (LEDA) Port B Port B Data Register (PTB) Data Direction Register B (DDRB)	261 261 263 263 263 264 264
16.2 16.2.1 16.2.2 16.2.3 16.3 16.3.1 16.3.2 16.4 16.4.1	Introduction Port A. Port A Data Register (PTA) Data Direction Register (DDRA) Port-A LED Control Register (LEDA) Port B. Port B Data Register (PTB) Data Direction Register B (DDRB) Port C. Port C Data Register (PTC)	261 261 263 263 263 264 265 265
16.2 16.2.1 16.2.2 16.2.3 16.3 16.3.1 16.3.2 16.4 16.4.1 16.4.2	Introduction Port A. Port A Data Register (PTA) Data Direction Register (DDRA) Port-A LED Control Register (LEDA) Port B. Port B Data Register (PTB) Data Direction Register B (DDRB) Port C. Port C Data Register (PTC) Data Direction Register C (DDRC).	261 261 263 263 263 264 265 265 265
16.2 16.2.1 16.2.2 16.2.3 16.3 16.3.1 16.3.2 16.4 16.4.1 16.4.2	Introduction Port A. Port A Data Register (PTA) Data Direction Register (DDRA) Port-A LED Control Register (LEDA) Port B. Port B Data Register (PTB) Data Direction Register B (DDRB) Port C. Port C Data Register (PTC) Data Direction Register C (DDRC) Port D.	261 261 263 263 263 264 265 265 266
16.2 16.2.1 16.2.2 16.2.3 16.3 16.3.1 16.3.2 16.4 16.4.1 16.4.2 16.5 16.5.1	Introduction Port A. Port A Data Register (PTA) Data Direction Register (DDRA) Port-A LED Control Register (LEDA) Port B. Port B Data Register (PTB) Data Direction Register B (DDRB) Port C. Port C Data Register (PTC) Data Direction Register C (DDRC). Port D Port D Data Register (PTD)	261 261 263 263 263 264 265 265 266 267 267
16.2 16.2.1 16.2.2 16.2.3 16.3 16.3.1 16.3.2 16.4 16.4.1 16.4.2	Introduction Port A. Port A Data Register (PTA) Data Direction Register (DDRA) Port-A LED Control Register (LEDA) Port B. Port B Data Register (PTB) Data Direction Register B (DDRB) Port C. Port C Data Register (PTC) Data Direction Register C (DDRC) Port D.	261 261 263 263 263 264 265 265 266 267 267
16.2 16.2.1 16.2.2 16.2.3 16.3 16.3.1 16.3.2 16.4 16.4.1 16.4.2 16.5 16.5.1	Introduction Port A. Port A Data Register (PTA) Data Direction Register (DDRA) Port-A LED Control Register (LEDA) Port B. Port B Data Register (PTB) Data Direction Register B (DDRB) Port C. Port C Data Register (PTC) Data Direction Register C (DDRC). Port D Port D Data Register (PTD)	261 261 263 263 263 264 265 265 266 267 267
16.2 16.2.1 16.2.2 16.2.3 16.3 16.3.1 16.3.2 16.4 16.4.1 16.4.2 16.5 16.5.1	Input/Output (I/O) Ports Introduction Port A. Port A Data Register (PTA) Data Direction Register (DDRA) Port-A LED Control Register (LEDA) Port B. Port B Data Register (PTB) Data Direction Register B (DDRB) Port C. Port C Data Register (PTC) Data Direction Register C (DDRC). Port D. Port D Data Register (PTD) Data Direction Register D (DDRD).	261 261 263 263 263 264 265 265 266 267 267
16.2 16.2.1 16.2.2 16.2.3 16.3 16.3.1 16.3.2 16.4 16.4.1 16.4.2 16.5 16.5.1	Introduction Port A. Port A Data Register (PTA) Data Direction Register (DDRA) Port-A LED Control Register (LEDA) Port B. Port B Data Register (PTB) Data Direction Register B (DDRB) Port C. Port C Data Register (PTC) Data Direction Register C (DDRC) Port D. Port D Data Register (PTD) Data Direction Register D (DDRD) Chapter 17	261 261 263 263 263 264 265 265 267 267 267
16.2 16.2.1 16.2.2 16.2.3 16.3 16.3.1 16.3.2 16.4 16.4.1 16.4.2 16.5 16.5.1 16.5.2	Introduction Port A Port A Data Register (PTA) Data Direction Register (LEDA) Port B Control Register (LEDA) Port B Data Register (PTB) Data Direction Register B (DDRB) Port C Port C Data Register (PTC) Data Direction Register C (DDRC) Port D Port D Data Register (PTD) Chapter 17 External Interrupt (IRQ)	261 261 263 263 264 265 265 266 267 268
16.2 16.2.1 16.2.2 16.2.3 16.3 16.3.1 16.3.2 16.4 16.4.1 16.4.2 16.5 16.5.1 16.5.2	Introduction Port A. Port A Data Register (PTA) Data Direction Register (LEDA) Port-A LED Control Register (LEDA) Port B. Port B Data Register (PTB) Data Direction Register B (DDRB) Port C. Port C Data Register (PTC) Data Direction Register C (DDRC). Port D. Port D Data Register (PTD) Chapter 17 External Interrupt (IRQ)	261 261 263 263 264 265 265 266 267 268
16.2 16.2.1 16.2.2 16.2.3 16.3 16.3.1 16.3.2 16.4 16.4.1 16.4.2 16.5 16.5.1 16.5.2	Introduction Port A Port A Data Register (PTA) Data Direction Register (LEDA) Port B Control Register (LEDA) Port B Data Register (PTB) Data Direction Register B (DDRB) Port C Port C Data Register (PTC) Data Direction Register C (DDRC) Port D Port D Data Register (PTD) Chapter 17 External Interrupt (IRQ)	261 261 263 263 264 265 265 266 267 268



Memory




Figure 2-2. Control, Status, and Data Registers (Sheet 2 of 9)

MC68HC908AP Family Data Sheet, Rev. 4



Memory

- 6. Clear the ERASE bit.
- 7. Wait for a time, t_{nvh} (5 μ s).
- 8. Clear the HVEN bit.
- 9. After time, t_{rcv} (1 μ s), the memory can be accessed in read mode again.

NOTE

Programming and erasing of FLASH locations cannot be performed by code being executed from the FLASH memory. While these operations must be performed in the order as shown, but other unrelated operations may occur between the steps.

2.5.4 FLASH Mass Erase Operation

Use the following procedure to erase the entire FLASH memory:

- 1. Set both the ERASE bit and the MASS bit in the FLASH control register.
- 2. Write any data to any FLASH location within the FLASH memory address range.
- 3. Wait for a time, t_{nvs} (5 μ s).
- 4. Set the HVEN bit.
- 5. Wait for a time t_{me} (200 ms). (See *NOTE* below.)
- 6. Clear the ERASE bit.
- 7. Wait for a time, t_{nvh1} (100 μ s).
- 8. Clear the HVEN bit.
- 9. After time, t_{rcv} (1 μ s), the memory can be accessed in read mode again.

NOTE

Due to the relatively long mass erase time, user should take care in the code to prevent a COP reset from happening while the HVEN bit is set.

Programming and erasing of FLASH locations cannot be performed by code being executed from the FLASH memory. While these operations must be performed in the order as shown, but other unrelated operations may occur between the steps.

2.5.5 FLASH Program Operation

Programming of the FLASH memory is done on a row basis. A row consists of 64 consecutive bytes starting from addresses \$XX00, \$XX40, \$XX80 or \$XXC0. Use the following procedure to program a row of FLASH memory. (Figure 2-4 shows a flowchart of the programming algorithm.)

- 1. Set the PGM bit. This configures the memory for program operation and enables the latching of address and data for programming.
- 2. Write any data to any FLASH location within the address range of the row to be programmed.
- 3. Wait for a time, t_{nvs} (5 μ s).
- Set the HVEN bit.
- 5. Wait for a time, t_{pgs} (10 μ s).
- 6. Write data to the FLASH location to be programmed.
- 7. Wait for time, t_{prog} (20 μ s to 40 μ s).
- 8. Repeat steps 6 and 7 until all bytes within the row are programmed.
- 9. Clear the PGM bit.



Configuration & Mask Option Registers (CONFIG & MOR)

3.2 Functional Description

The configuration registers and the mask option register are used in the initialization of various options. These two types of registers are configured differently:

- Configuration registers Write-once registers after reset
- Mask option register FLASH register (write by programming)

The configuration registers can be written once after each reset. All of the configuration register bits are cleared during reset. Since the various options affect the operation of the MCU, it is recommended that these registers be written immediately after reset. The configuration registers are located at \$001D and \$001F. The configuration registers may be read at anytime.

NOTE

The CONFIG registers are not in the FLASH memory but are special registers containing one-time writable latches after each reset. Upon a reset, the CONFIG registers default to predetermined settings as shown in Figure 3-2 and Figure 3-3.

The mask option register (MOR) is used for selecting one of the three clock options for the MCU. The MOR is a byte located in FLASH memory, and is written to by a FLASH programming routine.

3.3 Configuration Register 1 (CONFIG1)




Figure 3-2. Configuration Register 1 (CONFIG1)

COPRS — **COP** Rate Select Bit

COPRS selects the COP time out period. Reset clears COPRS. (See Chapter 19 Computer Operating Properly (COP).)

- 1 = COP time out period = $2^{13} 2^4$ ICLK cycles
- 0 = COP time out period = $2^{18} 2^4$ ICLK cycles

LVISTOP — LVI Enable in Stop Mode Bit

When the LVIPWRD or LVIREGD bit is clear, setting the LVISTOP bit enables the LVI to operate during stop mode. Reset clears LVISTOP. (See Chapter 20 Low-Voltage Inhibit (LVI).)

- 1 = LVI enabled during stop mode
- 0 = LVI disabled during stop mode

NOTE

If LVISTOP=0, set LVIRSTD=1 before entering stop mode.

LVIRSTD — LVI Reset Disable Bit

LVIRSTD disables the reset signal from the LVI module. (See Chapter 20 Low-Voltage Inhibit (LVI).)

- 1 = LVI module resets disabled
- 0 = LVI module resets enabled

MC68HC908AP Family Data Sheet, Rev. 4



Clock Generator Module (CGM)

6.5.3 PLL Multiplier Select Registers

The PLL multiplier select registers (PMSH and PMSL) contain the programming information for the modulo feedback divider.




Figure 6-6. PLL Multiplier Select Register High (PMSH)




Figure 6-7. PLL Multiplier Select Register Low (PMSL)

MUL[11:0] — Multiplier Select Bits

These read/write bits control the modulo feedback divider that selects the VCO frequency multiplier N. (See 6.3.3 PLL Circuits and 6.3.6 Programming the PLL.) A value of \$0000 in the multiplier select registers configure the modulo feedback divider the same as a value of \$0001. Reset initializes the registers to \$0040 for a default multiply value of 64.

NOTE

The multiplier select bits have built-in protection such that they cannot be written when the PLL is on (PLLON = 1).

6.5.4 PLL VCO Range Select Register

The PLL VCO range select register (PMRS) contains the programming information required for the hardware configuration of the VCO.




Figure 6-8. PLL VCO Range Select Register (PMRS)

VRS[7:0] — VCO Range Select Bits

These read/write bits control the hardware center-of-range linear multiplier L which, in conjunction with E (See 6.3.3 PLL Circuits, 6.3.6 Programming the PLL, and 6.5.1 PLL Control Register.), controls the hardware center-of-range frequency, f_{VRS}. VRS[7:0] cannot be written when the PLLON bit in the PCTL is set. (See 6.3.7 Special Programming Exceptions.) A value of \$00 in the VCO range select

MC68HC908AP Family Data Sheet, Rev. 4



System Integration Module (SIM)

Table 7-3. Interrupt Sources

Duicette	INT	Vector	Interrupt Source				
Priority	Flag	Address	interrupt Source				
Lowest	_	\$FFD0	Deserved				
		\$FFD1	Reserved				
 	IF21	\$FFD2	Timehaaa				
	IF21	\$FFD3	Timebase				
	IFOO	\$FFD4	Infrared CCI Transmit				
	IF20	\$FFD5	Infrared SCI Transmit				
	IF19	\$FFD6	Infrared SCI Receive				
	1519	\$FFD7	Infrared SCI Receive				
	IF18	\$FFD8	Infrared SCI Error				
		\$FFD9	Illiated SCI Effor				
	IF17	\$FFDA	SPI Transmit				
	1517	\$FFDB	3FT Hansiiii				
	IF16	\$FFDC	SPI Receive				
	" 10	\$FFDD	31 Theceive				
	IF15	\$FFDE	ADC Conversion Complete				
		\$FFDF	7.DO Johnersion Johnpiere				
	IF14	\$FFE0	Keyboard				
		\$FFE1	1 Toyboard				
	IF13	\$FFE2	SCI Transmit				
		\$FFE3	COT HURSTING				
	IF12	\$FFE4	SCI Receive				
		\$FFE5					
	IF11	\$FFE6	SCI Error				
	11 11	\$FFE7	55. 2.10.				
	IF10	\$FFE8	MMIIC				
		\$FFE9					
	IF9	\$FFEA	TIM2 Overflow				
		\$FFEB	2.2				
	IF8 IF7 IF6	\$FFEC	TIM2 Channel 1				
		\$FFED					
		\$FFEE	TIM2 Channel 0				
		\$FFEF					
		\$FFF0	TIM1 Overflow				
		\$FFF1					
	IF5	\$FFF2	TIM1 Channel 1				
		\$FFF3					
	IF4	\$FFF4	TIM1 Channel 0				
		\$FFF5					
	IF3	\$FFF6 \$FFF7	PLL				
		\$FFF7 \$FFF8					
	IF2	\$FFF8 \$FFF9	ĪRQ2				
		\$FFFA					
	IF1	\$FFFB	IRQ1				
		\$FFFC					
↓	-	\$FFFD	SWI				
▼		\$FFFE					
Highest	-	\$FFFF	Reset				
riigiiest		ψιιιι					

MC68HC908AP Family Data Sheet, Rev. 4



7.5.3 Reset

All reset sources always have equal and highest priority and cannot be arbitrated.

7.5.4 Break Interrupts

The break module can stop normal program flow at a software-programmable break point by asserting its break interrupt output. (See Chapter 21 Break Module (BRK).) The SIM puts the CPU into the break state by forcing it to the SWI vector location. Refer to the break interrupt subsection of each module to see how each module is affected by the break state.

7.5.5 Status Flag Protection in Break Mode

The SIM controls whether status flags contained in other modules can be cleared during break mode. The user can select whether flags are protected from being cleared by properly initializing the break clear flag enable bit (BCFE) in the SIM break flag control register (SBFCR).

Protecting flags in break mode ensures that set flags will not be cleared while in break mode. This protection allows registers to be freely read and written during break mode without losing status flag information.

Setting the BCFE bit enables the clearing mechanisms. Once cleared in break mode, a flag remains cleared even when break mode is exited. Status flags with a 2-step clearing mechanism — for example, a read of one register followed by the read or write of another — are protected, even when the first step is accomplished prior to entering break mode. Upon leaving break mode, execution of the second step will clear the flag as normal.

7.6 Low-Power Modes

Executing the WAIT or STOP instruction puts the MCU in a low power-consumption mode for standby situations. The SIM holds the CPU in a non-clocked state. The operation of each of these modes is described in the following subsections. Both STOP and WAIT clear the interrupt mask (I) in the condition code register, allowing interrupts to occur.

7.6.1 Wait Mode

In wait mode, the CPU clocks are inactive while the peripheral clocks continue to run. Figure 7-15 shows the timing for wait mode entry.

A module that is active during wait mode can wake up the CPU with an interrupt if the interrupt is enabled. Stacking for the interrupt begins one cycle after the WAIT instruction during which the interrupt occurred. In wait mode, the CPU clocks are inactive. Refer to the wait mode subsection of each module to see if the module is active or inactive in wait mode. Some modules can be programmed to be active in wait mode.

Wait mode also can be exited by a reset or break. A break interrupt during wait mode sets the SIM break stop/wait bit, SBSW, in the SIM break status register (SBSR). If the COP disable bit, COPD, in the mask option register is logic 0, then the computer operating properly module (COP) is enabled and remains active in wait mode.






Figure 8-7. Stack Pointer at Monitor Mode Entry

8.4 Security

A security feature discourages unauthorized reading of FLASH locations while in monitor mode. The host can bypass the security feature at monitor mode entry by sending eight security bytes that match the bytes at locations \$FFF6—\$FFFD. Locations \$FFF6—\$FFFD contain user-defined data.

NOTE

Do not leave locations \$FFF6-\$FFFD blank. For security reasons, program locations \$FFF6-\$FFFD even if they are not used for vectors.

During monitor mode entry, the MCU waits after the power-on reset for the host to send the eight security bytes on pin PTA0. If the received bytes match those at locations \$FFF6—\$FFFD, the host bypasses the security feature and can read all FLASH locations and execute code from FLASH. Security remains bypassed until a power-on reset occurs. If the reset was not a power-on reset, security remains bypassed and security code entry is not required. (See Figure 8-8.)




Figure 8-8. Monitor Mode Entry Timing

MC68HC908AP Family Data Sheet, Rev. 4



Timer Interface Module (TIM)

Setting MS0B links channels 0 and 1 and configures them for buffered PWM operation. The TIM channel 0 registers (TCH0H:TCH0L) initially control the buffered PWM output. TIM status control register 0 (TSCR0) controls and monitors the PWM signal from the linked channels.

Clearing the toggle-on-overflow bit, TOVx, inhibits output toggles on TIM overflows. Subsequent output compares try to force the output to a state it is already in and have no effect. The result is a 0% duty cycle output.

Setting the channel x maximum duty cycle bit (CHxMAX) and setting the TOVx bit generates a 100% duty cycle output. (See 9.9.4 TIM Channel Status and Control Registers.)

9.5 Interrupts

The following TIM sources can generate interrupt requests:

- TIM overflow flag (TOF) The TOF bit is set when the TIM counter reaches the modulo value programmed in the TIM counter modulo registers. The TIM overflow interrupt enable bit, TOIE, enables TIM overflow CPU interrupt requests. TOF and TOIE are in the TIM status and control register.
- TIM channel flags (CH1F:CH0F) The CHxF bit is set when an input capture or output compare occurs on channel x. Channel x TIM CPU interrupt requests are controlled by the channel x interrupt enable bit, CHxIE. Channel x TIM CPU interrupt requests are enabled when CHxIE = 1. CHxF and CHxIE are in the TIM channel x status and control register.

9.6 Low-Power Modes

The WAIT and STOP instructions put the MCU in low power- consumption standby modes.

9.6.1 Wait Mode

The TIM remains active after the execution of a WAIT instruction. In wait mode, the TIM registers are not accessible by the CPU. Any enabled CPU interrupt request from the TIM can bring the MCU out of wait mode.

If TIM functions are not required during wait mode, reduce power consumption by stopping the TIM before executing the WAIT instruction.

9.6.2 Stop Mode

The TIM is inactive after the execution of a STOP instruction. The STOP instruction does not affect register conditions or the state of the TIM counter. TIM operation resumes when the MCU exits stop mode after an external interrupt.

9.7 TIM During Break Interrupts

A break interrupt stops the TIM counter.

The system integration module (SIM) controls whether status bits in other modules can be cleared during the break state. The BCFE bit in the break flag control register (BFCR) enables software to clear status bits during the break state. (See 21.5.4 SIM Break Flag Control Register.)



To allow software to clear status bits during a break interrupt, write a logic 1 to the BCFE bit. If a status bit is cleared during the break state, it remains cleared when the MCU exits the break state.

To protect status bits during the break state, write a logic 0 to the BCFE bit. With BCFE at logic 0 (its default state), software can read and write I/O registers during the break state without affecting status bits. Some status bits have a 2-step read/write clearing procedure. If software does the first step on such a bit before the break, the bit cannot change during the break state as long as BCFE is at logic 0. After the break, doing the second step clears the status bit.

9.8 I/O Signals

Port B shares four of its pins with the TIM. The four TIM channel I/O pins are T1CH0, T1CH1, T2CH0, and T2CH1 as described in 9.3 Pin Name Conventions.

Each channel I/O pin is programmable independently as an input capture pin or an output compare pin. T1CH0 and T2CH0 can be configured as buffered output compare or buffered PWM pins.

9.9 I/O Registers

NOTE

References to either timer 1 or timer 2 may be made in the following text by omitting the timer number. For example, TSC may generically refer to both T1SC AND T2SC.

These I/O registers control and monitor operation of the TIM:

- TIM status and control register (TSC)
- TIM counter registers (TCNTH:TCNTL)
- TIM counter modulo registers (TMODH:TMODL)
- TIM channel status and control registers (TSC0, TSC1)
- TIM channel registers (TCH0H:TCH0L, TCH1H:TCH1L)

9.9.1 TIM Status and Control Register

The TIM status and control register (TSC):

- Enables TIM overflow interrupts
- Flags TIM overflows
- Stops the TIM counter
- · Resets the TIM counter
- Prescales the TIM counter clock




Figure 9-4. TIM Status and Control Register (TSC)

MC68HC908AP Family Data Sheet, Rev. 4



Timer Interface Module (TIM)



Serial Communications Interface Module (SCI)

Depending on the state of the WAKE bit in SCC1, either of two conditions on the RxD pin can bring the receiver out of the standby state:

- Address mark An address mark is a logic 1 in the most significant bit position of a received character. When the WAKE bit is set, an address mark wakes the receiver from the standby state by clearing the RWU bit. The address mark also sets the SCI receiver full bit, SCRF. Software can then compare the character containing the address mark to the user-defined address of the receiver. If they are the same, the receiver remains awake and processes the characters that follow. If they are not the same, software can set the RWU bit and put the receiver back into the standby state.
- Idle input line condition When the WAKE bit is clear, an idle character on the RxD pin wakes the
 receiver from the standby state by clearing the RWU bit. The idle character that wakes the receiver
 does not set the receiver idle bit, IDLE, or the SCI receiver full bit, SCRF. The idle line type bit,
 ILTY, determines whether the receiver begins counting logic 1s as idle character bits after the start
 bit or after the stop bit.

NOTE

With the WAKE bit clear, setting the RWU bit after the RxD pin has been idle may cause the receiver to wake up immediately.

11.4.3.7 Receiver Interrupts

The following sources can generate CPU interrupt requests from the SCI receiver:

- SCI receiver full (SCRF) The SCRF bit in SCS1 indicates that the receive shift register has
 transferred a character to the SCDR. SCRF can generate a receiver CPU interrupt request. Setting
 the SCI receive interrupt enable bit, SCRIE, in SCC2 enables the SCRF bit to generate receiver
 CPU interrupts.
- Idle input (IDLE) The IDLE bit in SCS1 indicates that 10 or 11 consecutive logic 1s shifted in from the RxD pin. The idle line interrupt enable bit, ILIE, in SCC2 enables the IDLE bit to generate CPU interrupt requests.

11.4.3.8 Error Interrupts

The following receiver error flags in SCS1 can generate CPU interrupt requests:

- Receiver overrun (OR) The OR bit indicates that the receive shift register shifted in a new
 character before the previous character was read from the SCDR. The previous character remains
 in the SCDR, and the new character is lost. The overrun interrupt enable bit, ORIE, in SCC3
 enables OR to generate SCI error CPU interrupt requests.
- Noise flag (NF) The NF bit is set when the SCI detects noise on incoming data or break characters, including start, data, and stop bits. The noise error interrupt enable bit, NEIE, in SCC3 enables NF to generate SCI error CPU interrupt requests.
- Framing error (FE) The FE bit in SCS1 is set when a logic 0 occurs where the receiver expects
 a stop bit. The framing error interrupt enable bit, FEIE, in SCC3 enables FE to generate SCI error
 CPU interrupt requests.
- Parity error (PE) The PE bit in SCS1 is set when the SCI detects a parity error in incoming data.
 The parity error interrupt enable bit, PEIE, in SCC3 enables PE to generate SCI error CPU interrupt requests.

MC68HC908AP Family Data Sheet, Rev. 4



Serial Peripheral Interface Module (SPI)




Figure 13-1. SPI I/O Register Summary

13.4 Functional Description

Figure 13-2 shows the structure of the SPI module.

The SPI module allows full-duplex, synchronous, serial communication between the MCU and peripheral devices, including other MCUs. Software can poll the SPI status flags or SPI operation can be interrupt-driven.

The following paragraphs describe the operation of the SPI module.

13.4.1 Master Mode

The SPI operates in master mode when the SPI master bit, SPMSTR, is set.

NOTE

Configure the SPI modules as master or slave before enabling them. Enable the master SPI before enabling the slave SPI. Disable the slave SPI before disabling the master SPI. (See 13.13.1 SPI Control Register.)

Only a master SPI module can initiate transmissions. Software begins the transmission from a master SPI module by writing to the transmit data register. If the shift register is empty, the byte immediately transfers to the shift register, setting the SPI transmitter empty bit, SPTE. The byte begins shifting out on the MOSI pin under the control of the serial clock. (See Figure 13-3.)

The SPR1 and SPR0 bits control the baud rate generator and determine the speed of the shift register. (See 13.13.2 SPI Status and Control Register.) Through the SPSCK pin, the baud rate generator of the master also controls the shift register of the slave peripheral.

As the byte shifts out on the MOSI pin of the master, another byte shifts in from the slave on the master's MISO pin. The transmission ends when the receiver full bit, SPRF, becomes set. At the same time that SPRF becomes set, the byte from the slave transfers to the receive data register. In normal operation, SPRF signals the end of a transmission. Software clears SPRF by reading the SPI status and control register with SPRF set and then reading the SPI data register. Writing to the SPI data register clears the SPTE bit.



Serial Peripheral Interface Module (SPI)




Figure 13-10. Clearing SPRF When OVRF Interrupt Is Not Enabled

13.7.2 Mode Fault Error

Setting the SPMSTR bit selects master mode and configures the SPSCK and MOSI pins as outputs and the MISO pin as an input. Clearing SPMSTR selects slave mode and configures the SPSCK and MOSI pins as inputs and the MISO pin as an output. The mode fault bit, MODF, becomes set any time the state of the slave select pin, \overline{SS} , is inconsistent with the mode selected by SPMSTR.

To prevent SPI pin contention and damage to the MCU, a mode fault error occurs if:

- The SS pin of a slave SPI goes high during a transmission
- The SS pin of a master SPI goes low at any time

For the MODF flag to be set, the mode fault error enable bit (MODFEN) must be set. Clearing the MODFEN bit does not clear the MODF flag but does prevent MODF from being set again after MODF is cleared.

MODF generates a receiver/error CPU interrupt request if the error interrupt enable bit (ERRIE) is also set. The SPRF, MODF, and OVRF interrupts share the same CPU interrupt vector. (See Figure 13-11.) It is not possible to enable MODF or OVRF individually to generate a receiver/error CPU interrupt request. However, leaving MODFEN low prevents MODF from being set.

In a master SPI with the mode fault enable bit (MODFEN) set, the mode fault flag (MODF) is set if SS goes to logic 0. A mode fault in a master SPI causes the following events to occur:

- If ERRIE = 1, the SPI generates an SPI receiver/error CPU interrupt request.
- The SPE bit is cleared.
- The SPTE bit is set.
- The SPI state counter is cleared.
- The data direction register of the shared I/O port regains control of port drivers.

MC68HC908AP Family Data Sheet, Rev. 4



Serial Peripheral Interface Module (SPI)

Reading the SPI status and control register with SPRF set and then reading the receive data register clears SPRF. The clearing mechanism for the SPTE flag is always just a write to the transmit data register.

The SPI transmitter interrupt enable bit (SPTIE) enables the SPTE flag to generate transmitter CPU interrupt requests, provided that the SPI is enabled (SPE = 1).

The SPI receiver interrupt enable bit (SPRIE) enables the SPRF bit to generate receiver CPU interrupt requests, regardless of the state of the SPE bit. (See Figure 13-11.)

The error interrupt enable bit (ERRIE) enables both the MODF and OVRF bits to generate a receiver/error CPU interrupt request.

The mode fault enable bit (MODFEN) can prevent the MODF flag from being set so that only the OVRF bit is enabled by the ERRIE bit to generate receiver/error CPU interrupt requests.




Figure 13-11. SPI Interrupt Request Generation

The following sources in the SPI status and control register can generate CPU interrupt requests:

- SPI receiver full bit (SPRF) The SPRF bit becomes set every time a byte transfers from the shift
 register to the receive data register. If the SPI receiver interrupt enable bit, SPRIE, is also set,
 SPRF generates an SPI receiver/error CPU interrupt request.
- SPI transmitter empty (SPTE) The SPTE bit becomes set every time a byte transfers from the transmit data register to the shift register. If the SPI transmit interrupt enable bit, SPTIE, is also set, SPTE generates an SPTE CPU interrupt request.

13.9 Resetting the SPI

Any system reset completely resets the SPI. Partial resets occur whenever the SPI enable bit (SPE) is low. Whenever SPE is low, the following occurs:

- The SPTE flag is set.
- Any transmission currently in progress is aborted.

MC68HC908AP Family Data Sheet, Rev. 4



Chapter 16 Input/Output (I/O) Ports

16.1 Introduction

Thirty-two (32) bidirectional input-output (I/O) pins form four parallel ports. All I/O pins are programmable as inputs or outputs.

NOTE

Connect any unused I/O pins to an appropriate logic level, either $V_{\rm DD}$ or $V_{\rm SS}$. Although the I/O ports do not require termination for proper operation, termination reduces excess current consumption and the possibility of electrostatic damage.

Addr.	Register Name	_	Bit 7	6	5	4	3	2	1	Bit 0			
\$0000	Port A Data Register (PTA)	Read: Write:	PTA7	PTA6	PTA5	PTA4	PTA3	PTA2	PTA1	PTA0			
	(FTA)	Reset:	Unaffected by reset										
\$0001 Port B Data Register (PTB)	Read: Write:	PTB7	PTB6	PTB5	PTB4	PTB3	PTB2	PTB1	PTB0				
	(F1D)	Reset:		Unaffected by reset									
\$0002	Port C Data Register (PTC)	Read: Write:	PTC7	PTC6	PTC5	PTC4	PTC3	PTC2	PTC1	PTC0			
		Reset:		Unaffected by reset									
\$0003	Port D Data Register (PTD)	Read: Write:	PTD7	PTD6	PTD5	PTD4	PTD3	PTD2	PTD1	PTD0			
	• ,	Reset:		Unaffected by reset									
\$0004	Data Direction Register A	Read: Write:	DDRA7	DDRA6	DDRA5	DDRA4	DDRA3	DDRA2	DDRA1	DDRA0			
(DDRA)	Reset:	0	0	0	0	0	0	0	0				
\$0005 Data	Data Direction Register B	Read: Write:	DDRB7	DDRB6	DDRB5	DDRB4	DDRB3	DDRB2	DDRB1	DDRB0			
	(DDRB)	Reset:	0	0	0	0	0	0	0	0			
\$0006	Data Direction Register C (DDRC)	Read: Write:	DDRC7	DDRC6	DDRC5	DDRC4	DDRC3	DDRC2	DDRC1	DDRC0			
		Reset:	0	0	0	0	0	0	0	0			
\$0007	Data Direction Register D	Read: Write:	DDRD7	DDRD6	DDRD5	DDRD4	DDRD3	DDRD2	DDRD1	DDRD0			
		Reset:	0	0	0	0	0	0	0	0			
\$000C	Port-A LED Control Register (LEDA)	Read: Write:	LEDA7	LEDA6	LEDA5	LEDA4	LEDA3	LEDA2	LEDA1	LEDA0			
		Reset:	0	0	0	0	0	0	0	0			

Figure 16-1. I/O Port Register Summary



18.6 Low-Power Modes

The WAIT and STOP instructions put the MCU in low power-consumption standby modes.

18.6.1 Wait Mode

The keyboard interrupt module remains active in wait mode. Clearing the IMASKK bit in the keyboard status and control register enables keyboard interrupt requests to bring the MCU out of wait mode.

18.6.2 Stop Mode

The keyboard interrupt module remains active in stop mode. Clearing the IMASKK bit in the keyboard status and control register enables keyboard interrupt requests to bring the MCU out of stop mode.

18.7 Keyboard Module During Break Interrupts

The system integration module (SIM) controls whether the keyboard interrupt latch can be cleared during the break state. The BCFE bit in the SIM break flag control register (BFCR) enables software to clear status bits during the break state.

To allow software to clear the keyboard interrupt latch during a break interrupt, write a logic 1 to the BCFE bit. If a latch is cleared during the break state, it remains cleared when the MCU exits the break state.

To protect the latch during the break state, write a logic 0 to the BCFE bit. With BCFE at logic 0 (its default state), writing to the keyboard acknowledge bit (ACKK) in the keyboard status and control register during the break state has no effect.



22.11 3V Oscillator Characteristics

Table 22-10. Oscillator Specifications (3V)

Characteristic ⁽¹⁾	Symbol	Min	Тур	Max	Unit
Internal oscillator clock frequency	f _{ICLK}	64k	88k ⁽²⁾	104k	Hz
External reference clock to OSC1 ⁽³⁾	f _{OSC}	dc		32M	Hz
Crystal reference frequency	f _{XTALCLK}	30	32.768	100	kHz
Crystal load capacitance ⁽⁴⁾	C _L	_	12.5	_	pF
Crystal fixed capacitance ⁽⁵⁾	C ₁	_	15	_	pF
Crystal tuning capacitance ⁽⁶⁾	C ₂	_	15	_	pF
Feedback bias resistor	R _B	1	10	22	ΜΩ
Series resistor	R _S	100	330	470	kΩ
External RC clock frequency	f _{RCCLK}			7.6M	Hz
RC oscillator external R	R _{EXT}	See Figure 22-1		Ω	
RC oscillator external C	C _{EXT}	_	10	_	pF

- 1. The oscillator circuit operates at $V_{\mbox{\scriptsize REG}}$.
- 2. Typical value reflect average measurements at midpoint of voltage range, 25 °C only.
- 3. No more than 10% duty cycle deviation from 50%. The max. frequency is limited by an EMC filter.
- 4. Crystal manufacturer value.
- 5. Capacitor on OSC1 pin. Does not include parasitic capacitance due to package, pin, and board.
- 6. Capacitor on OSC2 pin. Does not include parasitic capacitance due to package, pin, and board.