



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	HC08
Core Size	8-Bit
Speed	8MHz
Connectivity	I ² C, IRSCI, SCI, SPI
Peripherals	LED, LVD, POR, PWM
Number of I/O	32
Program Memory Size	8KB (8K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Through Hole
Package / Case	42-SDIP (0.600", 15.24mm)
Supplier Device Package	42-PDIP
Purchase URL	https://www.e-xfl.com/pro/item?MUrl=&PartUrl=mc68hc908ap8cb

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



~				<u> </u>	
12	h	\mathbf{a}	Ot.	Contents	

4.3.2	Index Register	57
4.3.4 4.3.5	Program Counter	
4.3.3	Arithmetic/Logic Unit (ALU)	
4.5	Low-Power Modes	
4.5.1	Wait Mode	
4.5.2	Stop Mode	
4.6	CPU During Break Interrupts	60
4.7	Instruction Set Summary	60
4.8	Opcode Map	60
	Chapter 5	
	Oscillator (OSC)	
5.1	Introduction	
5.2	Clock Selection	
5.2.1 5.2.2	CGM Reference Clock Selection	
5.3	Internal Oscillator	
5.4	RC Oscillator	
5.5	X-tal Oscillator	
5.6	I/O Signals	
5.6.1	Crystal Amplifier Input Pin (OSC1).	
5.6.2	Crystal Amplifier Output Pin (OSC2)	
5.6.3	Oscillator Enable Signal (SIMOSCEN)	
5.6.4	CGM Oscillator Clock (CGMXCLK)	
5.6.5 5.6.6	CGM Reference Clock (CGMRCLK)	
5.7	Low Power Modes	
5.7.1	Wait Mode	
5.7.2	Stop Mode	
5.8	Oscillator During Break Mode	77
	Chapter 6	
	Clock Generator Module (CGM)	
6.1	Introduction	79
6.2	Features	79
6.3	Functional Description	
6.3.1	Oscillator Module	
6.3.2 6.3.3	Phase-Locked Loop Circuit (PLL)	
6.3.4	Acquisition and Tracking Modes	
6.3.5	Manual and Automatic PLL Bandwidth Modes	
6.3.6	Programming the PLL	
6.3.7	Special Programming Exceptions	
6.3.8	Base Clock Selector Circuit	86

MC68HC908AP Family Data Sheet, Rev. 4



Table of Contents

11.4.3.2	Character Reception	160
11.4.3.3	B Data Sampling	162
11.4.3.4	Framing Errors	164
11.4.3.5	Baud Rate Tolerance	164
11.4.3.6	Receiver Wakeup	165
11.4.3.7	7 Receiver Interrupts	166
11.4.3.8	B Error Interrupts	166
11.5 I	Low-Power Modes	167
11.5.1	Wait Mode	167
11.5.2	Stop Mode	167
11.6	SCI During Break Module Interrupts	167
	I/O Signals	
11.7.1	TxD (Transmit Data)	
11.7.2	RxD (Receive Data)	168
11.8 I	I/O Registers	168
11.8.1	SCI Control Register 1	
11.8.2	SCI Control Register 2	
11.8.3	SCI Control Register 3	173
11.8.4	SCI Status Register 1 1	
11.8.5	SCI Status Register 2	
11.8.6	SCI Data Register	177
4407	CCI Paud Data Dagistar	178
11.8.7	SCI Baud Rate Register1	•
11.8.7	· · · · · · · · · · · · · · · · · · ·	
11.8.7	Chapter 12	
	Chapter 12 Infrared Serial Communications Interface Module (IRSCI)	
12.1	Chapter 12 Infrared Serial Communications Interface Module (IRSCI) Introduction	181
12.1 12.2	Chapter 12 Infrared Serial Communications Interface Module (IRSCI) Introduction	181 182
12.1 12.2 12.3	Chapter 12 Infrared Serial Communications Interface Module (IRSCI) Introduction	181 182 183
12.1 12.2 12.3 12.4	Chapter 12 Infrared Serial Communications Interface Module (IRSCI) Introduction	181 182 183 183
12.1 12.2 12.3 12.4 12.4.1	Chapter 12 Infrared Serial Communications Interface Module (IRSCI) Introduction	181 182 183 183
12.1 12.2 12.3 12.4 12.4.1 12.4.2	Chapter 12 Infrared Serial Communications Interface Module (IRSCI) Introduction	181 182 183 183 184 184
12.1 12.2 12.3 12.4 12.4.1 12.4.2	Chapter 12 Infrared Serial Communications Interface Module (IRSCI) Introduction	181 182 183 184 184 185
12.1 12.2 12.3 12.4 12.4.1 12.4.2	Chapter 12 Infrared Serial Communications Interface Module (IRSCI) Introduction 1 Pin Name Conventions 1 IRSCI Module Overview 1 Infrared Functional Description 1 Infrared Transmit Encoder 1 Infrared Receive Decoder 1 SCI Functional Description 1 Data Format 1	181 182 183 184 184 185 186
12.1 12.2 12.3 12.4 12.4.1 12.4.2 12.5 12.5.1 12.5.2	Chapter 12 Infrared Serial Communications Interface Module (IRSCI) Introduction	181 182 183 184 184 185 186
12.1 12.2 12.3 12.4 12.4.1 12.4.2 12.5 12.5.1 12.5.2 12.5.2.1	Chapter 12 Infrared Serial Communications Interface Module (IRSCI) Introduction 1 Pin Name Conventions 1 IRSCI Module Overview 1 Infrared Functional Description 1 Infrared Transmit Encoder 1 Infrared Receive Decoder 1 SCI Functional Description 1 Data Format 1 Transmitter 1 Character Length 1	181 182 183 184 184 185 186 186
12.1 12.2 12.3 12.4 12.4.1 12.4.2 12.5 12.5.1 12.5.2 12.5.2.1	Chapter 12 Infrared Serial Communications Interface Module (IRSCI) Introduction 1 Pin Name Conventions 1 IRSCI Module Overview 1 Infrared Functional Description 1 Infrared Transmit Encoder 1 Infrared Receive Decoder 1 SCI Functional Description 1 Data Format 1 Transmitter 1 I Character Length 1 Character Transmission 1	181 182 183 184 184 186 186 186
12.1 12.2 12.3 12.4 12.4.1 12.4.2 12.5 12.5.2 12.5.2.1 12.5.2.2 12.5.2.3 12.5	Chapter 12 Infrared Serial Communications Interface Module (IRSCI) Introduction 1 Pin Name Conventions 1 IRSCI Module Overview 1 Infrared Functional Description 1 Infrared Transmit Encoder 1 Infrared Receive Decoder 1 SCI Functional Description 1 Data Format 1 Transmitter 1 Character Length 1 Character Transmission 1 B Break Characters 1	181 182 183 184 184 186 186 186 187
12.1 12.2 12.3 12.4.1 12.4.2 12.5.1 12.5.2.1 12.5.2.1 12.5.2.2 12.5.2.3 12.5.2.4	Chapter 12 Introduction 1 Pin Name Conventions 1 IRSCI Module Overview 1 Infrared Functional Description 1 Infrared Transmit Encoder 1 Infrared Receive Decoder 1 SCI Functional Description 1 Data Format 1 Transmitter 1 Character Length 1 2 Character Transmission 1 3 Break Characters 1 4 Idle Characters 1	181 182 183 184 184 186 186 186 188
12.1 12.2 12.3 12.4.1 12.4.2 12.5.1 12.5.2.1 12.5.2.2 12.5.2.3 12.5.2.4 12.5.2.5 12.5.2.	Chapter 12 Introduction 1 Introduction 1 Pin Name Conventions 1 IRSCI Module Overview 1 Infrared Functional Description 1 Infrared Transmit Encoder 1 Infrared Receive Decoder 1 SCI Functional Description 1 Data Format 1 Transmitter 1 Character Length 1 Character Transmission 1 B Break Characters 1 Idle Characters 1 Transmitter Interrupts 1	181 182 183 184 184 186 186 186 188 188
12.1 12.2 12.3 12.4.1 12.4.2 12.5.2 12.5.2.1 12.5.2.2 12.5.2.3 12.5.2.5 12.5.2.5 12.5.2.5 12.5.2.5 12.5.2.5 12.5.3	Chapter 12 Infrared Serial Communications Interface Module (IRSCI)	181 182 183 184 184 185 186 186 187 188 188
12.1 12.2 12.3 12.4 12.4.1 12.5.2 12.5.2.1 12.5.2.2 12.5.2.3 12.5.2.5 12.5.2.5 12.5.2.5 12.5.3.1	Chapter 12 Infrared Serial Communications Interface Module (IRSCI)	181 182 183 184 184 185 186 186 188 188 188 188
12.1 12.2 12.3 12.4 12.4.1 12.4.2 12.5.1 12.5.2.1 12.5.2.2 12.5.2.3 12.5.2.3 12.5.3.1 12.5.3.1 12.5.3.1 12.5.3.2 12.5.3.1 12.5.3.2 12.5.3.1 12.5.3.2 12.5.3.1 12.5.3.2 12.5.3.1 12.5.3.2 12.5.2 12	Chapter 12 Infrared Serial Communications Interface Module (IRSCI)	181 182 183 184 184 185 186 186 187 188 188 188 189 190
12.1 12.2 12.3 12.4.1 12.4.2 12.5.2 12.5.2.1 12.5.2.2 12.5.2.3 12.5.2.5 12.5.3.3 12.5.3 12.5 12.5 12.5 12.5 12.5	Chapter 12 Infrared Serial Communications Interface Module (IRSCI)	181 182 183 184 184 186 186 186 188 188 188 190 190
12.1 12.2 12.3 12.4 12.4.2 12.5.2 12.5.2 12.5.2 12.5.2 12.5.2 12.5.2 12.5.3 12	Chapter 12	181 182 183 184 184 185 186 186 188 188 188 189 190 190 190
12.1 12.2 12.3 12.4 12.4.1 12.4.2 12.5.2 12.5.2.1 12.5.2.2 12.5.2.3 12.5.2.3 12.5.3.3 12.5.3.4 12.5.3.5 12.5.5 12.5 12.5 12.5 12.5 12.5 1	Chapter 12	181 182 183 184 184 185 186 186 188 188 188 189 190 190 190 192 192
12.1 12.2 12.3 12.4 12.4.2 12.5.2 12.5.2 12.5.2 12.5.2 12.5.2 12.5.2 12.5.3 12	Chapter 12	181 182 183 184 185 186 186 187 188 188 189 190 190 192 192 194

MC68HC908AP Family Data Sheet, Rev. 4



Memory

- 6. Clear the ERASE bit.
- 7. Wait for a time, t_{nvh} (5 μ s).
- 8. Clear the HVEN bit.
- 9. After time, t_{rcv} (1 μ s), the memory can be accessed in read mode again.

NOTE

Programming and erasing of FLASH locations cannot be performed by code being executed from the FLASH memory. While these operations must be performed in the order as shown, but other unrelated operations may occur between the steps.

2.5.4 FLASH Mass Erase Operation

Use the following procedure to erase the entire FLASH memory:

- 1. Set both the ERASE bit and the MASS bit in the FLASH control register.
- 2. Write any data to any FLASH location within the FLASH memory address range.
- 3. Wait for a time, t_{nvs} (5 μ s).
- 4. Set the HVEN bit.
- 5. Wait for a time t_{me} (200 ms). (See *NOTE* below.)
- 6. Clear the ERASE bit.
- 7. Wait for a time, t_{nvh1} (100 μ s).
- 8. Clear the HVEN bit.
- 9. After time, t_{rcv} (1 μ s), the memory can be accessed in read mode again.

NOTE

Due to the relatively long mass erase time, user should take care in the code to prevent a COP reset from happening while the HVEN bit is set.

Programming and erasing of FLASH locations cannot be performed by code being executed from the FLASH memory. While these operations must be performed in the order as shown, but other unrelated operations may occur between the steps.

2.5.5 FLASH Program Operation

Programming of the FLASH memory is done on a row basis. A row consists of 64 consecutive bytes starting from addresses \$XX00, \$XX40, \$XX80 or \$XXC0. Use the following procedure to program a row of FLASH memory. (Figure 2-4 shows a flowchart of the programming algorithm.)

- 1. Set the PGM bit. This configures the memory for program operation and enables the latching of address and data for programming.
- 2. Write any data to any FLASH location within the address range of the row to be programmed.
- 3. Wait for a time, t_{nvs} (5 μ s).
- Set the HVEN bit.
- 5. Wait for a time, t_{pgs} (10 μ s).
- 6. Write data to the FLASH location to be programmed.
- 7. Wait for time, t_{prog} (20 μ s to 40 μ s).
- 8. Repeat steps 6 and 7 until all bytes within the row are programmed.
- 9. Clear the PGM bit.



- 10. Wait for time, t_{nvh} (5 μ s).
- 11. Clear the HVEN bit.
- 12. After time, t_{rcv} (1 μs), the memory can be accessed in read mode again.

This program sequence is repeated throughout the memory until all data is programmed.

NOTE

The time between each FLASH address change (step 6 to step 6), or the time between the last FLASH addressed programmed to clearing the PGM bit (step 6 to step 9), must not exceed the maximum programming time, t_{prog} max.

NOTE

Programming and erasing of FLASH locations cannot be performed by code being executed from the FLASH memory. While these operations must be performed in the order shown, other unrelated operations may occur between the steps.

2.5.6 FLASH Protection

Due to the ability of the on-board charge pump to erase and program the FLASH memory in the target application, provision is made to protect pages of memory from unintentional erase or program operations due to system malfunction. This protection is done by use of a FLASH block protect register (FLBPR). The FLBPR determines the range of the FLASH memory which is to be protected. The range of the protected area starts from a location defined by FLBPR and ends to the bottom of the FLASH memory (\$FFFF). When the memory is protected, the HVEN bit cannot be set in either erase or program operations.

NOTE

The mask option register (\$FFCF) and the 48 bytes of user interrupt vectors (\$FFD0-\$FFFF) are always protected, regardless of the value in the FLASH block protect register. A mass erase is required to erase these locations.

Configuration & Mask Option Registers (CONFIG & MOR)

3.4 Configuration Register 2 (CONFIG2)




Figure 3-3. Configuration Register 2 (CONFIG2)

STOP ICLKDIS — Internal Oscillator Stop Mode Disable

STOP_ICLKDIS disables the internal oscillator during stop mode. Setting the STOP_ICLKDIS bit disables the oscillator during stop mode. (See Chapter 5 Oscillator (OSC).)
Reset clears this bit.

- 1 = Internal oscillator disabled during stop mode
- 0 = Internal oscillator enabled to operate during stop mode

STOP RCLKEN — RC Oscillator Stop Mode Enable Bit

STOP_RCLKEN enables the RC oscillator to continue operating during stop mode. Setting the STOP_RCLKEN bit allows the oscillator to operate continuously even during stop mode. This is useful for driving the timebase module to allow it to generate periodic wake up while in stop mode. (See Chapter 5 Oscillator (OSC).)

Reset clears this bit.

- 1 = RC oscillator enabled to operate during stop mode
- 0 = RC oscillator disabled during stop mode

STOP XCLKEN — X-tal Oscillator Stop Mode Enable Bit

STOP_XCLKEN enables the crystal (x-tal) oscillator to continue operating during stop mode. Setting the STOP_XCLKEN bit allows the x-tal oscillator to operate continuously even during stop mode. This is useful for driving the timebase module to allow it to generate periodic wake up while in stop mode. (See Chapter 5 Oscillator (OSC).) Reset clears this bit.

- 1 = X-tal oscillator enabled to operate during stop mode
- 0 = X-tal oscillator disabled during stop mode

OSCCLK1, OSCCLK0 — Oscillator Output Control Bits

OSCCLK1 and OSCCLK0 select which oscillator output to be driven out as OSCCLK to the timebase module (TBM). Reset clears these two bits.

OSCCLK1	OSCCLK0	Timebase Clock Source
0	0	Internal oscillator (ICLK)
0	1	RC oscillator (RCCLK)
1	0	X-tal oscillator (XTAL)
1	1	Not used



Oscillator (OSC)






Figure 7-4. External Reset Timing

7.3.2 Active Resets from Internal Sources

All internal reset sources actively pull the RST pin low for 32 ICLK cycles to allow resetting of external peripherals. The internal reset signal IRST continues to be asserted for an additional 32 cycles (see Figure 7-5). An internal reset can be caused by an illegal address, illegal opcode, COP timeout, LVI, or POR (see Figure 7-6).

NOTE

For LVI or POR resets, the SIM cycles through 4096 + 32 ICLK cycles during which the SIM forces the \overline{RST} pin low. The internal reset signal then follows the sequence from the falling edge of \overline{RST} shown in Figure 7-5.




Figure 7-5. Internal Reset Timing

The COP reset is asynchronous to the bus clock.




Figure 7-6. Sources of Internal Reset

The active reset feature allows the part to issue a reset to peripherals and other chips within a system built around the MCU.

7.3.2.1 Power-On Reset

When power is first applied to the MCU, the power-on reset module (POR) generates a pulse to indicate that power-on has occurred. The external reset pin (\overline{RST}) is held low while the SIM counter counts out 4096 + 32 ICLK cycles. Thirty-two ICLK cycles later, the CPU and memories are released from reset to allow the reset vector sequence to occur.



8.5.4 MON_PRGRNGE

In monitor mode, MON_PRGRNGE is used to program a range of FLASH locations with data loaded into the data array.

Routine Name MON_PRGRNGE

Routine Description Program a range of locations, in monitor mode

Calling Address \$FF24

Stack Used 17 bytes

Bus speed Data size Starting address (high byte)
Starting address (low byte)
Data 1
:
Data N

Table 8-14. MON_PRGRNGE Routine

The MON_PRGRNGE routine is designed to be used in monitor mode. It performs the same function as the PRGRNGE routine (see 8.5.1 PRGRNGE), except that MON_PRGRNGE returns to the main program via an SWI instruction. After a MON_PRGRNGE call, the SWI instruction will return the control back to the monitor code.

8.5.5 MON_ERARNGE

In monitor mode, ERARNGE is used to erase a range of locations in FLASH.

Routine Name	MON_ERARNGE
Routine Description	Erase a page or the entire array, in monitor mode
Calling Address	\$FF28
Stack Used	11 bytes
Data Block Format	Bus speed Data size Starting address (high byte) Starting address (low byte)

Table 8-15. MON ERARNGE Routine

The MON_ERARNGE routine is designed to be used in monitor mode. It performs the same function as the ERARNGE routine (see 8.5.2 ERARNGE), except that MON_ERARNGE returns to the main program via an SWI instruction. After a MON_ERARNGE call, the SWI instruction will return the control back to the monitor code.

Freescale Semiconductor 131

MC68HC908AP Family Data Sheet, Rev. 4



Timer Interface Module (TIM)

9.4 Functional Description

Figure 9-1 shows the structure of the TIM. The central component of the TIM is the 16-bit TIM counter that can operate as a free-running counter or a modulo up-counter. The TIM counter provides the timing reference for the input capture and output compare functions. The TIM counter modulo registers, TMODH:TMODL, control the modulo value of the TIM counter. Software can read the TIM counter value at any time without affecting the counting sequence.

The two TIM channels (per timer) are programmable independently as input capture or output compare channels.




Figure 9-1. TIM Block Diagram

Figure 9-2 summarizes the timer registers.

NOTE

References to either timer 1 or timer 2 may be made in the following text by omitting the timer number. For example, TSC may generically refer to both T1SC and T2SC.

136 Freescale Semiconductor

MC68HC908AP Family Data Sheet, Rev. 4



Addr.	Register Name		Bit 7	6	5	4	3	2	1	Bit 0
	TIM1 Status and Control	Read:	TOF	TOIE	TSTOP	0	0	PS2	PS1	PS0
\$0020	Register	Write:	0			TRST				
	(T1SC) TIM1 Counter Register	Reset: Read:	Bit 15	14	1 13	12	11	10	9	0 Bit 8
\$0021	High	Write:	DIL 10	14	10	12	11	10		Dit 0
,	(T1CNTH)	Reset:	0	0	0	0	0	0	0	0
	TIM1 Counter Register	Read:	Bit 7	6	5	4	3	2	1	Bit 0
\$0022	Low	Write:								
	(T1CNTL) TIM Counter Modulo	Reset:	0	0	0	0	0	0	0	0
\$0023	Register High	Write:	Bit 15	14	13	12	11	10	9	Bit 8
,	(TMODH)	Reset:	1	1	1	1	1	1	1	1
	TIM1 Counter Modulo	Read:	Bit 7	6	5	4	3	2	1	Bit 0
\$0024	Register Low	Write:								
	(T1MODL) TIM1 Channel 0 Status	Reset: Read:	1 CH0F	1	1	1	1	1	1	1
\$0025	and Control Register	Write:	0	CH0IE	MS0B	MS0A	ELS0B	ELS0A	TOV0	CH0MAX
	(T1SC0)	Reset:	0	0	0	0	0	0	0	0
	TIM1 Channel 0	Read:	Bit 15	14	13	12	11	10	9	Bit 8
\$0026	Register High	Write:								
	(T1CH0H) TIM1 Channel 0	Reset:				Indetermina	te after reset		1	
\$0027	Register Low	Write:	Bit 7	6	5	4	3	2	1	Bit 0
	(T1CH0L)	Reset:				Indetermina	te after reset			
	TIM1 Channel 1 Status	Read:	CH1F	CH1IE	0	MS1A	ELS1B	ELS1A	TOV1	CH1MAX
\$0028	and Control Register	Write:	0							
	(T1SC1) TIM1 Channel 1	Reset:	0	0	0	0	0	0	0	0
\$0029	Register High	Write:	Bit 15	14	13	12	11	10	9	Bit 8
	(T1CH1H)	Reset:				Indetermina	te after reset			
	TIM1 Channel 1	Read:	Bit 7	6	5	4	3	2	1	Bit 0
\$002A	Register Low (T1CH1L)	Write: Reset:	-			Indatamina	to ofter recet			
	TIM2 Status and Control	Read:	TOF			0	te after reset 0			
\$002B	Register	Write:	0	TOIE	TSTOP	TRST		PS2	PS1	PS0
	(T2SC)		0	0	1	0	0	0	0	0
	TIM2 Counter Register	Read:	Bit 15	14	13	12	11	10	9	Bit 8
\$002C	High	Write:								
	(T2CNTH) TIM2 Counter Register	Reset:	0 Bit 7	6	5	0 4	3	2	0	0 Bit 0
\$002D	Low	Write:	Dit 7	0	3		3		1	Dit 0
*	(T2CNTL)	Reset:	0	0	0	0	0	0	0	0
#000	TIM2 Counter Modulo	Read:	Bit 15	14	13	12	11	10	9	Bit 8
\$002E	Register High (T2MODH)	Write:	1	1	1	1	1	1	1	1
	(12IVIODII)	110361.		unimplen	· ·	'	'	'	ı	1
		ı								

Figure 9-2. TIM I/O Register Summary (Sheet 1 of 2)

MC68HC908AP Family Data Sheet, Rev. 4



11.8.1 SCI Control Register 1

SCI control register 1:

- Enables loop mode operation
- Enables the SCI
- Controls output polarity
- · Controls character length
- · Controls SCI wakeup method
- Controls idle character detection
- Enables parity function
- Controls parity type




Figure 11-9. SCI Control Register 1 (SCC1)

LOOPS — Loop Mode Select Bit

This read/write bit enables loop mode operation. In loop mode the RxD pin is disconnected from the SCI, and the transmitter output goes into the receiver input. Both the transmitter and the receiver must be enabled to use loop mode. Reset clears the LOOPS bit.

- 1 = Loop mode enabled
- 0 = Normal operation enabled

ENSCI — Enable SCI Bit

This read/write bit enables the SCI and the SCI baud rate generator. Clearing ENSCI sets the SCTE and TC bits in SCI status register 1 and disables transmitter interrupts. Reset clears the ENSCI bit.

- 1 = SCI enabled
- 0 = SCI disabled

TXINV — Transmit Inversion Bit

This read/write bit reverses the polarity of transmitted data. Reset clears the TXINV bit.

- 1 = Transmitter output inverted
- 0 = Transmitter output not inverted

NOTE

Setting the TXINV bit inverts all transmitted values, including idle, break, start, and stop bits.

M — Mode (Character Length) Bit

This read/write bit determines whether SCI characters are eight or nine bits long. (See Table 11-5.) The ninth bit can serve as an extra stop bit, as a receiver wakeup signal, or as a parity bit. Reset clears the M bit.

- 1 = 9-bit SCI characters
- 0 = 8-bit SCI characters



Serial Communications Interface Module (SCI)

TE — Transmitter Enable Bit

Setting this read/write bit begins the transmission by sending a preamble of 10 or 11 logic 1s from the transmit shift register to the TxD pin. If software clears the TE bit, the transmitter completes any transmission in progress before the TxD returns to the idle condition (logic 1). Clearing and then setting TE during a transmission queues an idle character to be sent after the character currently being transmitted. Reset clears the TE bit.

- 1 = Transmitter enabled
- 0 = Transmitter disabled

NOTE

Writing to the TE bit is not allowed when the enable SCI bit (ENSCI) is clear. ENSCI is in SCI control register 1.

RE — Receiver Enable Bit

Setting this read/write bit enables the receiver. Clearing the RE bit disables the receiver but does not affect receiver interrupt flag bits. Reset clears the RE bit.

- 1 = Receiver enabled
- 0 = Receiver disabled

NOTE

Writing to the RE bit is not allowed when the enable SCI bit (ENSCI) is clear. ENSCI is in SCI control register 1.

RWU — Receiver Wakeup Bit

This read/write bit puts the receiver in a standby state during which receiver interrupts are disabled. The WAKE bit in SCC1 determines whether an idle input or an address mark brings the receiver out of the standby state and clears the RWU bit. Reset clears the RWU bit.

- 1 = Standby state
- 0 = Normal operation

SBK — Send Break Bit

Setting and then clearing this read/write bit transmits a break character followed by a logic 1. The logic 1 after the break character guarantees recognition of a valid start bit. If SBK remains set, the transmitter continuously transmits break characters with no logic 1s between them. Reset clears the SBK bit.

- 1 = Transmit break characters
- 0 = No break characters being transmitted

NOTE

Do not toggle the SBK bit immediately after setting the SCTE bit. Toggling SBK before the preamble begins causes the SCI to send a break character instead of a preamble.



Infrared Serial Communications Interface Module (IRSCI)

12.2 Pin Name Conventions

The generic names of the IRSCI I/O pins are:

- RxD (receive data)
- TxD (transmit data)

IRSCI I/O (input/output) lines are implemented by sharing parallel I/O port pins. The full name of an IRSCI input or output reflects the name of the shared port pin. Table 12-1 shows the full names and the generic names of the IRSCI I/O pins. The generic pin names appear in the text of this section.

Table 12-1. Pin Name Conventions

Generic Pin Names:	RxD	TxD		
Full Pin Names:	PTC7/SCRxD	PTC6/SCTxD		

NOTE

When the IRSCI is enabled, the SCTxD pin is an open-drain output and requires a pullup resistor to be connected for proper SCI operation.




Figure 12-1. IRSCI I/O Registers Summary



- SCI transmitter empty (SCTE) The SCTE bit in IRSCS1 indicates that the IRSCDR has transferred a character to the transmit shift register. SCTE can generate a transmitter CPU interrupt request. Setting the SCI transmit interrupt enable bit, SCTIE, in IRSCC2 enables the SCTE bit to generate transmitter CPU interrupt requests.
- Transmission complete (TC) The TC bit in IRSCS1 indicates that the transmit shift register and the IRSCDR are empty and that no break or idle character has been generated. The transmission complete interrupt enable bit, TCIE, in IRSCC2 enables the TC bit to generate transmitter CPU interrupt requests.

12.5.3 Receiver

Figure 12-8 shows the structure of the SCI receiver.



Serial Peripheral Interface Module (SPI)

Reading the SPI status and control register with SPRF set and then reading the receive data register clears SPRF. The clearing mechanism for the SPTE flag is always just a write to the transmit data register.

The SPI transmitter interrupt enable bit (SPTIE) enables the SPTE flag to generate transmitter CPU interrupt requests, provided that the SPI is enabled (SPE = 1).

The SPI receiver interrupt enable bit (SPRIE) enables the SPRF bit to generate receiver CPU interrupt requests, regardless of the state of the SPE bit. (See Figure 13-11.)

The error interrupt enable bit (ERRIE) enables both the MODF and OVRF bits to generate a receiver/error CPU interrupt request.

The mode fault enable bit (MODFEN) can prevent the MODF flag from being set so that only the OVRF bit is enabled by the ERRIE bit to generate receiver/error CPU interrupt requests.




Figure 13-11. SPI Interrupt Request Generation

The following sources in the SPI status and control register can generate CPU interrupt requests:

- SPI receiver full bit (SPRF) The SPRF bit becomes set every time a byte transfers from the shift
 register to the receive data register. If the SPI receiver interrupt enable bit, SPRIE, is also set,
 SPRF generates an SPI receiver/error CPU interrupt request.
- SPI transmitter empty (SPTE) The SPTE bit becomes set every time a byte transfers from the transmit data register to the shift register. If the SPI transmit interrupt enable bit, SPTIE, is also set, SPTE generates an SPTE CPU interrupt request.

13.9 Resetting the SPI

Any system reset completely resets the SPI. Partial resets occur whenever the SPI enable bit (SPE) is low. Whenever SPE is low, the following occurs:

- The SPTE flag is set.
- · Any transmission currently in progress is aborted.

MC68HC908AP Family Data Sheet, Rev. 4



SPWOM — SPI Wired-OR Mode Bit

This read/write bit disables the pullup devices on pins SPSCK, MOSI, and MISO so that those pins become open-drain outputs.

- 1 = Wired-OR SPSCK, MOSI, and MISO pins
- 0 = Normal push-pull SPSCK, MOSI, and MISO pins

SPE — SPI Enable

This read/write bit enables the SPI module. Clearing SPE causes a partial reset of the SPI. (See 13.9 Resetting the SPI.) Reset clears the SPE bit.

- 1 = SPI module enabled
- 0 = SPI module disabled

SPTIE— SPI Transmit Interrupt Enable

This read/write bit enables CPU interrupt requests generated by the SPTE bit. SPTE is set when a byte transfers from the transmit data register to the shift register. Reset clears the SPTIE bit.

- 1 = SPTE CPU interrupt requests enabled
- 0 = SPTE CPU interrupt requests disabled

13.13.2 SPI Status and Control Register

The SPI status and control register contains flags to signal these conditions:

- Receive data register full
- Failure to clear SPRF bit before next byte is received (overflow error)
- Inconsistent logic level on SS pin (mode fault error)
- Transmit data register empty

The SPI status and control register also contains bits that perform these functions:

- Enable error interrupts
- Enable mode fault error detection
- Select master SPI baud rate




Figure 13-14. SPI Status and Control Register (SPSCR)


SPRF — SPI Receiver Full Bit

This clearable, read-only flag is set each time a byte transfers from the shift register to the receive data register. SPRF generates a CPU interrupt request if the SPRIE bit in the SPI control register is set also. During an SPRF CPU interrupt, the CPU clears SPRF by reading the SPI status and control register with SPRF set and then reading the SPI data register. Reset clears the SPRF bit.

- 1 = Receive data register full
- 0 = Receive data register not full



14.8.6 Process Call



(b) Process Call with PEC

Figure 14-18. Process Call

14.8.7 Block Read/Write




Figure 14-19. Block Read/Write

MC68HC908AP Family Data Sheet, Rev. 4



Chapter 15 Analog-to-Digital Converter (ADC)

15.1 Introduction

This section describes the analog-to-digital converter (ADC). The ADC is a 8-channel 10-bit linear successive approximation ADC.

15.2 Features

Features of the ADC module include:

- Eight channels with multiplexed input
- · High impedance buffered input
- Linear successive approximation with monotonicity
- 10-bit resolution
- Single or continuous conversion
- Auto-scan conversion on four channels
- Conversion complete flag or conversion complete interrupt
- Selectable ADC clock
- Conversion result justification
 - 8-bit truncated mode
 - Right justified mode
 - Left justified mode
 - Left justified sign mode

Addr.	Register Name		Bit 7	6	5	4	3	2	1	Bit 0
\$0057	ADC Status and Control Register	Read: Write:	COCO	AIEN	ADCO	ADCH4	ADCH3	ADCH2	ADCH1	ADCH0
	(ADSCR)	Reset:	0	0	0	1	1	1	1	1
	ADC Clock Control	Read:	ADIV2	ADIV1	ADIV0	ADICLK	MODE1	MODE0	0	0
\$0058	Register	Write:	ADIVZ	ADIVI	ADIVO	ADIOLN	WODET	MODEO		R
	(ADICLK)	Reset:	0	0	0	0	0	1	0	0
	ADC Data Dagistar Lligh A	Read:	ADx	ADx	ADx	ADx	ADx	ADx	ADx	ADx
\$0059	ADC Data Register High 0 (ADRH0)	Write:	R	R	R	R	R	R	R	R
	(ADNITO)	Reset:	0	0	0	0	0	0	0	0
	ADC Data Danistan Law O	Read:	ADx	ADx	ADx	ADx	ADx	ADx	ADx	ADx
\$005A	ADC Data Register Low 0 (ADRL0)	Write:	R	R	R	R	R	R	R	R
	(ADNLO)	Reset:	0	0	0	0	0	0	0	0
	ADC Data Danistan Law 1	Read:	AD9	AD8	AD7	AD6	AD5	AD4	AD3	AD2
\$005B	ADC Data Register Low 1 (ADRL1)	Write:	R	R	R	R	R	R	R	R
	(ADRLI)	Reset:	0	0	0	0	0	0	0	0

Figure 15-1. ADC I/O Register Summary



16.2.3 Port-A LED Control Register (LEDA)

The port-A LED control register (LEDA) controls the direct LED drive capability on PTA7–PTA0 pins. Each bit is individually configurable and requires that the data direction register, DDRA, bit be configured as an output.




Figure 16-5. Port A LED Control Register (LEDA)

LEDA[7:0] — Port A LED Drive Enable Bits

These read/write bits are software programmable to enable the direct LED drive on an output port pin.

- 1 = Corresponding port A pin is configured for direct LED drive, with 15mA current sinking capability
- 0 = Corresponding port A pin is configured for standard drive

16.3 Port B

Port B is an 8-bit special-function port that shares two of its pins with the multi-master IIC (MMIIC) module, two of its pins with SCI module, and four of its pins with two timer interface (TIM1 and TIM2) modules.

NOTE

PTB3-PTB0 are open-drain pins when configured as outputs regardless whether the pins are used as general purpose I/O pins, MMIIC pins, or SCI pins. Therefore, when configured as general purpose output pins, MMIIC pins, or SCI pins (the TxD pin), pullup resistors must be connected to these pins.

16.3.1 Port B Data Register (PTB)

The port B data register contains a data latch for each of the eight port B pins.




Figure 16-6. Port B Data Register (PTB)

PTB[7:0] — Port B Data Bits

These read/write bits are software-programmable. Data direction of each port B pin is under the control of the corresponding bit in data direction register B. Reset has no effect on port B data.



Chapter 21 Break Module (BRK)

21.1 Introduction

This section describes the break module. The break module can generate a break interrupt that stops normal program flow at a defined address to enter a background program.

21.2 Features

Features of the break module include:

- Accessible input/output (I/O) registers during the break interrupt
- CPU-generated break interrupts
- Software-generated break interrupts
- COP disabling during break interrupts




Figure 21-1. Break Module I/O Register Summary

21.3 Functional Description

When the internal address bus matches the value written in the break address registers, the break module issues a breakpoint signal to the CPU. The CPU then loads the instruction register with a software interrupt instruction (SWI) after completion of the current CPU instruction. The program counter vectors to \$FFFC and \$FFFD (\$FEFC and \$FEFD in monitor mode).