

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Product Status	Active
Core Processor	HC08
Core Size	8-Bit
Speed	8MHz
Connectivity	I <sup>2</sup> C, IRSCI, SCI, SPI
Peripherals	LED, LVD, POR, PWM
Number of I/O	30
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Through Hole
Package / Case	42-SDIP (0.600", 15.24mm)
Supplier Device Package	42-PDIP
Purchase URL	https://www.e-xfl.com/pro/item?MUrl=&PartUrl=mc908ap64cbe

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



\_\_\_\_\_

CGM External Connections
I/O Signals
External Filter Capacitor Pin (CGMXFC) 87
PLL Analog Power Pin (V <sub>DDA</sub> )
PLL Analog Ground Pin (V <sub>SSA</sub> )
Oscillator Output Frequency Signal (CGMXCLK) 88
CGM Reference Clock (CGMRCLK) 88
CGM VCO Clock Output (CGMVCLK)
CGM Base Clock Output (CGMOUT) 88
CGM CPU Interrupt (CGMINT) 88
CGM Registers
PLL Control Register
PLL Bandwidth Control Register
PLL Multiplier Select Registers
PLL VCO Range Select Register 92
PLL Reference Divider Select Register
Interrupts
Special Modes
Wait Mode
Stop Mode
CGM During Break Interrupts
Acquisition/Lock Time Specifications
Acquisition/Lock Time Definitions
Parametric Influences on Reaction Time
Choosing a Filter

## Chapter 7 System Integration Module (SIM)

7.1	Introduction
7.2	SIM Bus Clock Control and Generation
7.2.1	Bus Timing
7.2.2	Clock Start-up from POR or LVI Reset 100
7.2.3	Clocks in Stop Mode and Wait Mode 100
7.3	Reset and System Initialization 100
7.3.1	External Pin Reset
7.3.2	Active Resets from Internal Sources 101
7.3.2.1	Power-On Reset
7.3.2.2	Computer Operating Properly (COP) Reset 102
7.3.2.3	Illegal Opcode Reset 102
7.3.2.4	Illegal Address Reset 103
7.3.2.5	Low-Voltage Inhibit (LVI) Reset 103
7.3.2.6	Monitor Mode Entry Module Reset 103
7.4	SIM Counter
7.4.1	SIM Counter During Power-On Reset 103
7.4.2	SIM Counter During Stop Mode Recovery
7.4.3	SIM Counter and Reset States 104
7.5	Exception Control



#### General Description

- Timebase module
- Serial communications interface module 1 (SCI)
- Serial communications interface module 2 (SCI) with infrared (IR) encoder/decoder
- Serial peripheral interface module (SPI)
- System management bus (SMBus), version 1.0/1.1 (multi-master IIC bus)
- 8-channel, 10-bit analog-to-digital converter (ADC)
- IRQ1 external interrupt pin with integrated pullup
- IRQ2 external interrupt pin with programmable pullup
- 8-bit keyboard wakeup port with integrated pullup
- 32 general-purpose input/output (I/O) pins:
- 31 shared-function I/O pins
  - 8 LED drivers (sink)
  - 6  $\times$  25mA open-drain I/O with pullup
- Low-power design (fully static with stop and wait modes)
- Master reset pin (with integrated pullup) and power-on reset
- System protection features
  - Optional computer operating properly (COP) reset, driven by internal RC oscillator
  - Low-voltage detection with optional reset or interrupt
  - Illegal opcode detection with reset
  - Illegal address detection with reset
- 48-pin low quad flat pack (LQFP), 44-pin quad flat pack (QFP), and 42-pin shrink dual-in-line package (SDIP)
- Specific features of the MC68HC908AP64 in 42-pin SDIP are:
  - 30 general-purpose I/Os only
  - External interrupt on IRQ1 only

Features of the CPU08 include the following:

- Enhanced HC05 programming model
- Extensive loop control functions
- 16 addressing modes (eight more than the HC05)
- 16-bit Index register and stack pointer
- Memory-to-memory data transfers
- Fast 8 × 8 multiply instruction
- Fast 16/8 divide instruction
- Binary-coded decimal (BCD) instructions
- Optimization for controller applications
- Efficient C language support

## 1.3 MCU Block Diagram

Figure 1-1 shows the structure of the MC68HC908AP64.



**General Description** 



Pins not available on 42-pin package	Internal connection
PTC0/IRQ2	Unconnected
PTC1	Unconnected

Figure 1-4. 42-Pin SDIP Pin Assignment



 $V_{DDA}$  and  $V_{SSA}$  are the power supply and ground pins for the analog circuits of the MCU. These pins should be decoupled as per the digital power supply pins.





Figure 1-5. Power Supply Bypassing

## **1.7 Regulator Power Supply Configuration (VREG)**

 $V_{REG}$  is the output from the on-chip regulator. All internal logics, except for the I/O pads, are powered by  $V_{REG}$  output.  $V_{REG}$  requires an external ceramic bypass capacitor of 100 nF as Figure 1-6 shows. Place the bypass capacitor as close to the  $V_{REG}$  pin as possible.



Figure 1-6. Regulator Power Supply Bypassing



#### Configuration & Mask Option Registers (CONFIG & MOR)

## 3.2 Functional Description

The configuration registers and the mask option register are used in the initialization of various options. These two types of registers are configured differently:

- Configuration registers Write-once registers after reset
- Mask option register FLASH register (write by programming)

The configuration registers can be written once after each reset. All of the configuration register bits are cleared during reset. Since the various options affect the operation of the MCU, it is recommended that these registers be written immediately after reset. The configuration registers are located at \$001D and \$001F. The configuration registers may be read at anytime.

#### NOTE

The CONFIG registers are not in the FLASH memory but are special registers containing one-time writable latches after each reset. Upon a reset, the CONFIG registers default to predetermined settings as shown in Figure 3-2 and Figure 3-3.

The mask option register (MOR) is used for selecting one of the three clock options for the MCU. The MOR is a byte located in FLASH memory, and is written to by a FLASH programming routine.

## 3.3 Configuration Register 1 (CONFIG1)



Figure 3-2. Configuration Register 1 (CONFIG1)

#### COPRS — COP Rate Select Bit

COPRS selects the COP time out period. Reset clears COPRS. (See Chapter 19 Computer Operating Properly (COP).)

1 = COP time out period =  $2^{13} - 2^4$  ICLK cycles

0 = COP time out period =  $2^{18} - 2^4$  ICLK cycles

#### LVISTOP — LVI Enable in Stop Mode Bit

When the LVIPWRD or LVIREGD bit is clear, setting the LVISTOP bit enables the LVI to operate during stop mode. Reset clears LVISTOP. (See Chapter 20 Low-Voltage Inhibit (LVI).)

1 = LVI enabled during stop mode

0 = LVI disabled during stop mode

#### NOTE

If LVISTOP=0, set LVIRSTD=1 before entering stop mode.

### LVIRSTD — LVI Reset Disable Bit

LVIRSTD disables the reset signal from the LVI module. (See Chapter 20 Low-Voltage Inhibit (LVI).)

1 = LVI module resets disabled

0 = LVI module resets enabled



Configuration & Mask Option Registers (CONFIG & MOR)

## 3.4 Configuration Register 2 (CONFIG2)



Figure 3-3. Configuration Register 2 (CONFIG2)

#### STOP\_ICLKDIS — Internal Oscillator Stop Mode Disable

STOP\_ICLKDIS disables the internal oscillator during stop mode. Setting the STOP\_ICLKDIS bit disables the oscillator during stop mode. (See Chapter 5 Oscillator (OSC).) Reset clears this bit.

1 = Internal oscillator disabled during stop mode

0 = Internal oscillator enabled to operate during stop mode

#### STOP\_RCLKEN — RC Oscillator Stop Mode Enable Bit

STOP\_RCLKEN enables the RC oscillator to continue operating during stop mode. Setting the STOP\_RCLKEN bit allows the oscillator to operate continuously even during stop mode. This is useful for driving the timebase module to allow it to generate periodic wake up while in stop mode. (See Chapter 5 Oscillator (OSC).)

Reset clears this bit.

1 = RC oscillator enabled to operate during stop mode

0 = RC oscillator disabled during stop mode

#### STOP\_XCLKEN — X-tal Oscillator Stop Mode Enable Bit

STOP\_XCLKEN enables the crystal (x-tal) oscillator to continue operating during stop mode. Setting the STOP\_XCLKEN bit allows the x-tal oscillator to operate continuously even during stop mode. This is useful for driving the timebase module to allow it to generate periodic wake up while in stop mode. (See Chapter 5 Oscillator (OSC).) Reset clears this bit.

1 = X-tal oscillator enabled to operate during stop mode

0 = X-tal oscillator disabled during stop mode

#### OSCCLK1, OSCCLK0 — Oscillator Output Control Bits

OSCCLK1 and OSCCLK0 select which oscillator output to be driven out as OSCCLK to the timebase module (TBM). Reset clears these two bits.

OSCCLK1	OSCCLK0	Timebase Clock Source
0	0	Internal oscillator (ICLK)
0	1	RC oscillator (RCCLK)
1	0	X-tal oscillator (XTAL)
1	1	Not used



**Central Processor Unit (CPU)** 



System Integration Module (SIM)

### 7.2.2 Clock Start-up from POR or LVI Reset

When the power-on reset module or the low-voltage inhibit module generates a reset, the clocks to the CPU and peripherals are inactive and held in an inactive phase until after the 4096 ICLK cycle POR timeout has completed. The RST pin is driven low by the SIM during this entire period. The IBUS clocks start upon completion of the timeout.

### 7.2.3 Clocks in Stop Mode and Wait Mode

Upon exit from stop mode by an interrupt, break, or reset, the SIM allows ICLK to clock the SIM counter. The CPU and peripheral clocks do not become active until after the stop delay timeout. This timeout is selectable as 4096 or 32 ICLK cycles. (See 7.6.2 Stop Mode.)

In wait mode, the CPU clocks are inactive. The SIM also produces two sets of clocks for other modules. Refer to the wait mode subsection of each module to see if the module is active or inactive in wait mode. Some modules can be programmed to be active in wait mode.

## 7.3 Reset and System Initialization

The MCU has these reset sources:

- Power-on reset module (POR)
- External reset pin (RST)
- Computer operating properly module (COP)
- Low-voltage inhibit module (LVI)
- Illegal opcode
- Illegal address

All of these resets produce the vector \$FFFE:\$FFFF (\$FEFE:\$FEFF in monitor mode) and assert the internal reset signal (IRST). IRST causes all registers to be returned to their default values and all modules to be returned to their reset states.

An internal reset clears the SIM counter (see 7.4 SIM Counter), but an external reset does not. Each of the resets sets a corresponding bit in the SIM reset status register (SRSR). (See 7.7 SIM Registers.)

### 7.3.1 External Pin Reset

The RST pin circuit includes an internal pull-up device. Pulling the asynchronous RST pin low halts all processing. The PIN bit of the SIM reset status register (SRSR) is set as long as RST is held low for a minimum of 67 ICLK cycles, assuming that neither the POR nor the LVI was the source of the reset. See Table 7-2 for details. Figure 7-4 shows the relative timing.

Reset Type Number of Cycles Required to Set PIN					
POR/LVI	4163 (4096 + 64 + 3)				
All others	67 (64 + 3)				

 Table 7-2. PIN Bit Set Timing



Security



Figure 8-7. Stack Pointer at Monitor Mode Entry

## 8.4 Security

A security feature discourages unauthorized reading of FLASH locations while in monitor mode. The host can bypass the security feature at monitor mode entry by sending eight security bytes that match the bytes at locations \$FFF6–\$FFFD. Locations \$FFF6–\$FFFD contain user-defined data.

#### NOTE

Do not leave locations \$FFF6-\$FFFD blank. For security reasons, program locations \$FFF6-\$FFFD even if they are not used for vectors.

During monitor mode entry, the MCU waits after the power-on reset for the host to send the eight security bytes on pin PTA0. If the received bytes match those at locations \$FFF6-\$FFFD, the host bypasses the security feature and can read all FLASH locations and execute code from FLASH. Security remains bypassed until a power-on reset occurs. If the reset was not a power-on reset, security remains bypassed and security code entry is not required. (See Figure 8-8.)



MC68HC908AP Family Data Sheet, Rev. 4

#### I/O Registers



	DIL /	0	5	4	3	2	I	DILU
Read: Write:	Bit 7	6	5	4	3	2	1	Bit 0
Reset:	Indeterminate after reset							

Figure 9-15. TIM Channel 1 Register Low (TCH1L)



## **11.5 Low-Power Modes**

The WAIT and STOP instructions put the MCU in low power- consumption standby modes.

#### 11.5.1 Wait Mode

The SCI module remains active after the execution of a WAIT instruction. In wait mode, the SCI module registers are not accessible by the CPU. Any enabled CPU interrupt request from the SCI module can bring the MCU out of wait mode.

If SCI module functions are not required during wait mode, reduce power consumption by disabling the module before executing the WAIT instruction.

Refer to 7.6 Low-Power Modes for information on exiting wait mode.

#### 11.5.2 Stop Mode

The SCI module is inactive after the execution of a STOP instruction. The STOP instruction does not affect SCI register states. SCI module operation resumes after an external interrupt.

Because the internal clock is inactive during stop mode, entering stop mode during an SCI transmission or reception results in invalid data.

Refer to 7.6 Low-Power Modes for information on exiting stop mode.

### **11.6 SCI During Break Module Interrupts**

The system integration module (SIM) controls whether status bits in other modules can be cleared during the break state. The BCFE bit in the SIM break flag control register (SBFCR) enables software to clear status bits during the break state.

To allow software to clear status bits during a break interrupt, write a logic 1 to the BCFE bit. If a status bit is cleared during the break state, it remains cleared when the MCU exits the break state.

To protect status bits during the break state, write a logic 0 to the BCFE bit. With BCFE at logic 0 (its default state), software can read and write I/O registers during the break state without affecting status bits. Some status bits have a 2-step read/write clearing procedure. If software does the first step on such a bit before the break, the bit cannot change during the break state as long as BCFE is at logic 0. After the break, doing the second step clears the status bit.

## 11.7 I/O Signals

Port B shares two of its pins with the SCI module. The two SCI I/O pins are:

- PTB2/TxD Transmit data
- PTB3/RxD Receive data

### 11.7.1 TxD (Transmit Data)

When the SCI is enabled (ENSCI=1), the PTB2/TxD pin becomes the serial data output, TxD, from the SCI transmitter regardless of the state of the DDRB2 bit in data direction register B (DDRB). The TxD pin is an open-drain output and requires a pullup resistor to be connected for proper SCI operation.



Serial Communications Interface Module (SCI)

### NOTE

The PTB2/TxD pin is an open-drain pin when configured as an output. Therefore, when configured as a general purpose output pin (PTB2), a pullup resistor must be connected to this pin.

### 11.7.2 RxD (Receive Data)

When the SCI is enabled (ENSCI=1), the PTB3/RxD pin becomes the serial data input, RxD, to the SCI receiver regardless of the state of the DDRB3 bit in data direction register B (DDRB).

### NOTE

The PTB3/RxD pin is an open-drain pin when configured as an output. Therefore, when configured as a general purpose output pin (PTB3), a pullup resistor must be connected to this pin.

## 11.8 I/O Registers

These I/O registers control and monitor SCI operation:

- SCI control register 1 (SCC1)
- SCI control register 2 (SCC2)
- SCI control register 3 (SCC3)
- SCI status register 1 (SCS1)
- SCI status register 2 (SCS2)
- SCI data register (SCDR)
- SCI baud rate register (SCBR)



#### 12.5.3.2 Character Reception

During an SCI reception, the receive shift register shifts characters in from the RxD pin. The SCI data register (IRSCDR) is the read-only buffer between the internal data bus and the receive shift register.

After a complete character shifts into the receive shift register, the data portion of the character transfers to the IRSCDR. The SCI receiver full bit, SCRF, in IRSCI status register 1 (IRSCS1) becomes set, indicating that the received byte can be read. If the SCI receive interrupt enable bit, SCRIE, in IRSCC2 is also set, the SCRF bit generates a receiver CPU interrupt request.

#### 12.5.3.3 Data Sampling

The receiver samples the RxD pin at the RT clock rate. The RT clock is an internal signal with a frequency 16 times the baud rate. To adjust for baud rate mismatch, the RT clock is resynchronized at the following times (see Figure 12-9):

- After every start bit
- After the receiver detects a data bit change from logic 1 to logic 0 (after the majority of data bit samples at RT8, RT9, and RT10 returns a valid logic 1 and the majority of the next RT8, RT9, and RT10 samples returns a valid logic 0)



#### Figure 12-9. Receiver Data Sampling

To locate the start bit, data recovery logic does an asynchronous search for a logic 0 preceded by three logic 1s. When the falling edge of a possible start bit occurs, the RT clock begins to count to 16.

To verify the start bit and to detect noise, data recovery logic takes samples at RT3, RT5, and RT7. Table 12-2 summarizes the results of the start bit verification samples.

Table 12-	2. Start	Bit V	erification
-----------	----------	-------	-------------

RT3, RT5, and RT7 Samples	Start Bit Verification	Noise Flag
000	Yes	0
001	Yes	1
010	Yes	1



#### Infrared Serial Communications Interface Module (IRSCI)

- Framing error (FE) The FE bit in IRSCS1 is set when a logic 0 occurs where the receiver expects
  a stop bit. The framing error interrupt enable bit, FEIE, in IRSCC3 enables FE to generate SCI error
  CPU interrupt requests.
- Parity error (PE) The PE bit in IRSCS1 is set when the SCI detects a parity error in incoming data. The parity error interrupt enable bit, PEIE, in IRSCC3 enables PE to generate SCI error CPU interrupt requests.

## 12.6 Low-Power Modes

The WAIT and STOP instructions put the MCU in low power- consumption standby modes.

### 12.6.1 Wait Mode

The SCI module remains active after the execution of a WAIT instruction. In wait mode, the SCI module registers are not accessible by the CPU. Any enabled CPU interrupt request from the SCI module can bring the MCU out of wait mode.

If SCI module functions are not required during wait mode, reduce power consumption by disabling the module before executing the WAIT instruction.

Refer to 7.6 Low-Power Modes for information on exiting wait mode.

### 12.6.2 Stop Mode

The SCI module is inactive after the execution of a STOP instruction. The STOP instruction does not affect SCI register states. SCI module operation resumes after an external interrupt.

Because the internal clock is inactive during stop mode, entering stop mode during an SCI transmission or reception results in invalid data.

Refer to 7.6 Low-Power Modes for information on exiting stop mode.

## 12.7 SCI During Break Module Interrupts

The system integration module (SIM) controls whether status bits in other modules can be cleared during interrupts generated by the break module. The BCFE bit in the SIM break flag control register (SBFCR) enables software to clear status bits during the break state.

To allow software to clear status bits during a break interrupt, write a logic 1 to the BCFE bit. If a status bit is cleared during the break state, it remains cleared when the MCU exits the break state.

To protect status bits during the break state, write a logic 0 to the BCFE bit. With BCFE at logic 0 (its default state), software can read and write I/O registers during the break state without affecting status bits. Some status bits have a two-step read/write clearing procedure. If software does the first step on such a bit before the break, the bit cannot change during the break state as long as BCFE is at logic 0. After the break, doing the second step clears the status bit.

## 12.8 I/O Signals

The two IRSCI I/O pins are:

- PTC6/SCTxD Transmit data
- PTC7/SCRxD Receive data



#### M — Mode (Character Length) Bit

This read/write bit determines whether SCI characters are eight or nine bits long. (See Table 12-6.) The ninth bit can serve as an extra stop bit, as a receiver wakeup signal, or as a parity bit. Reset clears the M bit.

1 = 9-bit SCI characters

0 = 8-bit SCI characters

#### WAKE — Wakeup Condition Bit

This read/write bit determines which condition wakes up the SCI: a logic 1 (address mark) in the most significant bit position of a received character or an idle condition on the RxD pin. Reset clears the WAKE bit.

1 = Address mark wakeup

0 = Idle line wakeup

#### ILTY — Idle Line Type Bit

This read/write bit determines when the SCI starts counting logic 1s as idle character bits. The counting begins either after the start bit or after the stop bit. If the count begins after the start bit, then a string of logic 1s preceding the stop bit may cause false recognition of an idle character. Beginning the count after the stop bit avoids false idle character recognition, but requires properly synchronized transmissions. Reset clears the ILTY bit.

1 = Idle character bit count begins after stop bit

0 = Idle character bit count begins after start bit

#### PEN — Parity Enable Bit

This read/write bit enables the SCI parity function. (See Table 12-6.) When enabled, the parity function inserts a parity bit in the most significant bit position. (See Figure 12-6.) Reset clears the PEN bit.

1 = Parity function enabled

0 = Parity function disabled

#### PTY — Parity Bit

This read/write bit determines whether the SCI generates and checks for odd parity or even parity. (See Table 12-6.) Reset clears the PTY bit.

1 = Odd parity

0 = Even parity

#### NOTE

Changing the PTY bit in the middle of a transmission or reception can generate a parity error.

Co	ontrol Bits	Character Format					
М	PEN:PTY	Start Bits	Data Bits	Parity	Stop Bits	Character Length	
0	0X	1	8	None	1	10 bits	
1	0X	1	9	None	1	11 bits	
0	10	1	7	Even	1	10 bits	
0	11	1	7	Odd	1	10 bits	
1	10	1	8	Even	1	11 bits	
1	11	1	8	Odd	1	11 bits	

#### **Table 12-6. Character Format Selection**

MC68HC908AP Family Data Sheet, Rev. 4





#### MMRW — MMIIC Master Read/Write

This bit is transmitted out as bit 0 of the calling address when the module sets the MMAST bit to enter master mode. The MMRW bit determines the transfer direction of the data bytes that follows. When it is "1", the module is in master receive mode. When it is "0", the module is in master transmit mode. Reset clears this bit.

1 = Master mode receive

0 = Master mode transmit

#### MMCRCEF — MMIIC CRC Error Flag

This flag is set when a CRC error is detected, and cleared when no CRC error is detected. The MMCRCEF is only meaningful after receiving a PEC data. This flag is unaffected by reset.

1 = CRC error detected on PEC byte

0 = No CRC error detected on PEC byte

#### 14.6.4 MMIIC Status Register (MMSR)



Figure 14-7. MMIIC Status Register (MMSR)

#### MMRXIF — MMIIC Receive Interrupt Flag

This flag is set after the data receive register (MMDRR) is loaded with a new received data. Once the MMDRR is loaded with received data, no more received data can be loaded to the MMDRR register until the CPU reads the data from the MMDRR to clear MMRXBF flag. MMRXIF generates an interrupt request to CPU if the MMIEN bit in MMCR is also set. This bit is cleared by writing "0" to it or by reset; or when the MMEN = 0.

1 = New data in data receive register (MMDRR)

0 = No data received

#### MMTXIF — MMIIC Transmit Interrupt Flag

This flag is set when data in the data transmit register (MMDTR) is downloaded to the output circuit, and that new data can be written to the MMDTR. MMTXIF generates an interrupt request to CPU if the MMIEN bit in MMCR is also set. This bit is cleared by writing "0" to it or when the MMEN = 0.

- 1 = Data transfer completed
- 0 = Data transfer in progress

#### MMATCH — MMIIC Address Match Flag

This flag is set when the received data in the data receive register (MMDRR) is a calling address which matches with the address or its extended addresses (MMEXTAD = 1) specified in the address register (MMADR). The MMATCH flag is set at the 9th clock of the calling address and will be cleared on the 9th clock of the next receiving data. Note: slave transmits do not clear MMATCH.

1 = Received address matches MMADR

0 = Received address does not match



Addr.	Register Name		Bit 7	6	5	4	3	2	1	Bit 0
\$0059 ADC Data Register High 0 (ADRH0)	ADC Data Degister Ligh 0	Read:	AD9	AD8	AD7	AD6	AD5	AD4	AD3	AD2
	Write:	R	R	R	R	R	R	R	R	
		Reset:	0	0	0	0	0	0	0	0
\$005A ADC Data	ADC Data Degister Low 0	Read:	AD1	AD0	0	0	0	0	0	0
	ADC Data Register Low 0 (ADRL0)	Write:	R	R	R	R	R	R	R	R
		Reset:	0	0	0	0	0	0	0	0

Figure 15-8 ADRH0 and ADRL0 in Left Justified Sign Data Mode

### 15.7.4 ADC Auto-Scan Mode Data Registers (ADRL1–ADRL3)

The ADC data registers 1 to 3 (ADRL1–ADRL3), are 8-bit registers for conversion results in 8-bit truncated mode, for channels ADC1 to ADC3, when the ADC is operating in auto-scan mode (MODE[1:0] = 00).

Address	ADRI 1	\$005B	ADRI 2	\$005C	and	ADRI 3	\$005D
luui 000.	/ DI ILI,	φυυυυ,	/ LDI LLC,	φυυυυ,	unu	/ LDI 1LO,	φ000D

Read:	AD9	AD8	AD7	AD6	AD5	AD4	AD3	AD2
Write:	R	R	R	R	R	R	R	R
Reset:	0	0	0	0	0	0	0	0
	R	= Reserved						

#### Figure 15-9. ADC Data Register Low 1 to 3 (ADRL1–ADRL3)

### 15.7.5 ADC Auto-Scan Control Register (ADASCR)

The ADC auto-scan control register (ADASCR) enables and controls the ADC auto-scan function.



Figure 15-10. ADC Scan Control Register (ADASCR)

#### AUTO[1:0] — Auto-Scan Mode Channel Select Bits

AUTO1 and AUTO0 form a 2-bit field which is used to define the number of auto-scan channels used when in auto-scan mode. Reset clears these bits.

Table 15-4.	Auto-scan	Mode	Channel	Select
-------------	-----------	------	---------	--------

AUTO1	AUTO0	Auto-Scan Channels
0	0	ADC0 only
0	1	ADC0 to ADC1
1	0	ADC0 to ADC2
1	1	ADC0 to ADC3



#### **Electrical Specifications**

Characteristic	Symbol	Min	Тур	Max	Unit	Comments
Operating frequency	f <sub>SMB</sub>	10	_	100	kHz	MMIIC operating frequency
Bus free time	t <sub>BUF</sub>	4.7			μs	Bus free time between STOP and START condition
Repeated start hold time.	<sup>t</sup> hd.sta	4.0	_	_	μs	Hold time after (repeated) START condition. After this period, the first clock is generated.
Repeated start setup time.	t <sub>SU.STA</sub>	4.7	_	_	μs	Repeated START condition setup time.
Stop setup time	t <sub>SU.STO</sub>	4.0	—	—	μs	Stop condition setup time.
Hold time	t <sub>HD.DAT</sub>	300	_	_	ns	Data hold time.
Setup time	t <sub>SU.DAT</sub>	250	_	_	ns	Data setup time.
Clock low time-out	t <sub>TIMEOUT</sub>	25	_	35	ms	Clock low time-out. <sup>(1)</sup>
Clock low	t <sub>LOW</sub>	4.7	_	_	μs	Clock low period
Clock high	t <sub>HIGH</sub>	4.0	_	_	μs	Clock high period. <sup>(2)</sup>
Slave clock low extend time	t <sub>LOW.SEXT</sub>	_	_	25	ms	Cumulative clock low extend time (slave device) <sup>(3)</sup>
Master clock low extend time	t <sub>LOW.MEXT</sub>	_	_	10	ms	Cumulative clock low extend time (master device) <sup>(4)</sup>
Fall time	t <sub>F</sub>	_	_	300	ns	Clock/Data Fall Time <sup>(5)</sup>
Rise time	t <sub>R</sub>	_	_	1000	ns	Clock/Data Rise Time <sup>(5)</sup>

#### Table 22-13. MMIIC Interface Input/Output Signal Timing

 Devices participating in a transfer will timeout when any clock low exceeds the value of T<sub>TIMEOUT</sub> min. of 25ms. Devices that have detected a timeout condition must reset the communication no later than T<sub>TIMEOUT</sub> max of 35ms. The maximum value specified must be adhered to by both a master and a slave as it incorporates the cumulative limit for both a master (10 ms) and a slave (25 ms).

Software should turn-off the MMIIC module to release the SDA and SCL lines.

2. T<sub>HIGH MAX</sub> provides a simple guaranteed method for devices to detect the idle conditions.

3. T<sub>LOW.SEXT</sub> is the cumulative time a slave device is allowed to extend the clock cycles in one message from the initial start to the stop. If a slave device exceeds this time, it is expected to release both its clock and data lines and reset itself.

 T<sub>LOW.MEXT</sub> is the cumulative time a master device is allowed to extend its clock cycles within each byte of a message as defined from start-to-ack, ack-to-ack, or ack-to-stop.

5. Rise and fall time is defined as follows:  $T_R = (V_{ILMAX} - 0.15)$  to  $(V_{IHMIN} + 0.15)$ ,  $T_F = 0.9 \times V_{DD}$  to  $(V_{ILMAX} - 0.15)$ .



**Mechanical Specifications** 

## 23.4 42-Pin Shrink Dual In-Line Package (SDIP)



NOTES:	
--------	--

- IDIESS:
   DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
   CONTROLLING DIMENSION: INCH.
   DIMENSION L TO CENTER OF LEAD WHEN FORMED PARALLEL.
   DIMENSIONS A AND B DO NOT INCLUDE MOLD FLASH. MAXIMUM MOLD FLASH 0.25 (0.010).

	INC	HES	MILLIMETERS		
DIM	MIN	MAX	MIN	MAX	
Α	1.435	1.465	36.45	37.21	
В	0.540	0.560	13.72	14.22	
С	0.155	0.200	3.94	5.08	
D	0.014	0.022	0.36	0.56	
F	0.032	0.046	0.81	1.17	
G	0.070 BSC		1.778 BSC		
Н	0.300 BSC		7.62 BSC		
J	0.008	0.015	0.20	0.38	
K	0.115	0.135	2.92	3.43	
L	0.600 BSC		15.24 BSC		
М	0° 15°		0°	15°	
Ν	0.020 0.040		0.51	1.02	

Figure 23-3. 42-Pin SDIP (Case #858)



# Chapter 24 Ordering Information

## 24.1 Introduction

This section contains device ordering numbers.

## 24.2 MC Order Numbers

MC Order Number	RAM Size (bytes)	FLASH Size (bytes)	Package	Operating Temperature Range
MC68HC908AP64CB	2,048	62,368	42-pin SDIP	−40 to +85 °C
MC68HC908AP64CFB	2,048	62,368	44-pin QFP	−40 to +85 °C
MC68HC908AP64CFA	2,048	62,368	48-pin LQFP	−40 to +85 °C
MC68HC908AP32CB	2,048	32,768	42-pin SDIP	−40 to +85 °C
MC68HC908AP32CFB	2,048	32,768	44-pin QFP	−40 to +85 °C
MC68HC908AP32CFA	2,048	32,768	48-pin LQFP	−40 to +85 °C
MC68HC908AP16CB	1,024	16,384	42-pin SDIP	−40 to +85 °C
MC68HC908AP16CFB	1,024	16,384	44-pin QFP	−40 to +85 °C
MC68HC908AP16CFA	1,024	16,384	48-pin LQFP	−40 to +85 °C
MC68HC908AP8CB	1,024	8,192	42-pin SDIP	−40 to +85 °C
MC68HC908AP8CFB	1,024	8,192	44-pin QFP	−40 to +85 °C
MC68HC908AP8CFA	1,024	8,192	48-pin LQFP	−40 to +85 °C

#### Table 24-1. MC Order Numbers