

Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

Product Status	Obsolete
Core Processor	-
Core Size	8-Bit
Speed	12MHz
Connectivity	SIO, UART/USART
Peripherals	PWM, WDT
Number of I/O	88
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	2.5V ~ 5.5V
Data Converters	A/D 15x8b
Oscillator Type	Internal
Operating Temperature	-20°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	100-TQFP
Supplier Device Package	100-TQFP (14x14)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/onsemi/lc87f5lp6aute-2e">https://www.e-xfl.com/product-detail/onsemi/lc87f5lp6aute-2e</a>

**■ Ports**

- Normal withstand voltage I/O ports
  - Ports whose I/O direction can be designated in 1-bit units    64 (P1n, P2n, P3n, P70 to P73, P8n, PAn, PBn, PCn, S2Pn, PWM0, PWM1, XT2)
  - Ports whose I/O direction can be designated in 2-bit units    16 (PEn, PFn)
  - Ports whose I/O direction can be designated in 4-bit units    8 (P0n)
- Normal withstand voltage input port    1 (XT1)
- Dedicated oscillator ports    2 (CF1, CF2)
- Reset pin    1 (RES)
- Power pins    8 (VSS1 to VSS4, VDD1 to VDD4)

**■ Timers**

- Timer 0: 16-bit timer/counter with capture register
  - Mode 0: 8-bit timer with an 8-bit programmable prescaler (with two 8-bit capture registers) ×2 channels
  - Mode 1: 8-bit timer with an 8-bit programmable prescaler (with two 8-bit capture registers) + 8-bit counter (with two 8-bit capture registers)
  - Mode 2: 16-bit timer with an 8-bit programmable prescaler (with two 16-bit capture registers)
  - Mode 3: 16-bit counter (with 216-bit capture registers)
- Timer 1: 16-bit timer/counter that support PWM/ toggle output
  - Mode 0: 8-bit timer with an 8-bit prescaler (with toggle outputs) + 8-bit timer/counter (with toggle outputs)
  - Mode 1: 8-bit PWM with an 8-bit prescaler × 2 channels
  - Mode 2: 16-bit timer/counter with an 8-bit prescaler (with toggle outputs)  
(toggle outputs also from the lower-order 8 bits)
  - Mode 3: 16-bit timer with an 8-bit prescaler (with toggle outputs) (The lower-order 8 bits can be used as PWM.)
- Timer 4: 8-bit timer with a 6-bit prescaler
- Timer 5: 8-bit timer with a 6-bit prescaler
- Timer 6: 8-bit timer with a 6-bit prescaler (with toggle outputs)
- Timer 7: 8-bit timer with a 6-bit prescaler (with toggle outputs)
- Base timer
  - 1) The clock is selectable from the subclock (32.768kHz crystal oscillator), system clock, and timer 0 prescaler output.
  - 2) Interrupts programmable in 5 different time schemes.

**■ High-speed Clock Counter**


1. Can count clocks with a maximum clock rate of 20MHz (at a main clock of 10MHz).
2. Can generate output real-time.
3. Can count clocks with a maximum clock rate of 24MHz (at a main clock of 12MHz).

**■ SIO**

- SIO0: 8-bit synchronous serial interface
  - 1) LSB first/MSB first mode selectable
  - 2) Built-in 8-bit baudrate generator (maximum transfer clock cycle = 4/3 tCYC)
  - 3) Automatic continuous data transmission (1 to 256 bits)
- SIO1: 8-bit asynchronous/synchronous serial interface
  - Mode 0: Synchronous 8-bit serial I/O (2- or 3-wire configuration, 2 to 512 tCYC transfer clocks)
  - Mode 1: Asynchronous serial I/O (half-duplex, 8 data bits, 1 stop bit, 8 to 2048 tCYC baudrates)
  - Mode 2: Bus mode 1 (start bit, 8 data bits, 2 to 512 tCYC transfer clocks)
  - Mode 3: Bus mode 2 (start detect, 8 data bits, stop detect)
- SIO2: 8 bit synchronous serial interface
  - 1) LSB first mode
  - 2) Built-in 8-bit baudrate generator (maximum transfer clock cycle = 4/3 tCYC)
  - 3) Automatic continuous data transmission (1 to 32 bytes)

LC87F5LP6A

Pin Assignments



Top view


QIP100E(14×20) “Lead-free Type”

# LC87F5LP6A

QIP	NAME	TQFP
1	PA3/AN12	98
2	PA4/AN13	99
3	PA5/AN14	100
4	P70/INT0/T0LCP/AN8	1
5	P71/INT1/T0HCP/AN9	2
6	P72/INT2/T0IN/T0LCP	3
7	P73/INT3/T0IN/T0HCP	4
8	$\overline{\text{RES}}$	5
9	XT1/AN10	6
10	XT2/AN11	7
11	V <sub>SS</sub> 1	8
12	CF1	9
13	CF2	10
14	V <sub>DD</sub> 1	11
15	P80/AN0	12
16	P81/AN1	13
17	P82/AN2	14
18	P83/AN3	15
19	P84/AN4	16
20	P85/AN5	17
21	P86/AN6	18
22	P87/AN7	19
23	P10/SO0	20
24	P11/SI0/SB0	21
25	P12/SCK0	22
26	P13/SO1	23
27	P14/SI1/SB1	24
28	P15/SCK1	25
29	P16/T1PWML	26
30	P17/T1PWMH/BUZ	27
31	PE0	28
32	PE1	29
33	PE2	30
34	PE3	31
35	PE4	32
36	PE5	33
37	PE6	34
38	PE7	35
39	V <sub>SS</sub> 4	36
40	V <sub>DD</sub> 4	37
41	PF0	38
42	PF1	39
43	PF2	40
44	PF3	41
45	PF4	42
46	PF5	43
47	PF6	44
48	PF7	45
49	SI2P0/SO2	46
50	SI2P1/SI2/SB2	47

QIP	NAME	TQFP
51	SI2P2/SCK2	48
52	SI2P3/SCK20	49
53	PWM1	50
54	PWM0	51
55	V <sub>DD</sub> 2	52
56	V <sub>SS</sub> 2	53
57	P00	54
58	P01	55
59	P02	56
60	P03	57
61	P04	58
62	P05/CKO	59
63	P06/T6O	60
64	P07/T7O	61
65	P20/INT4/T1IN/T0LCP/T0HCP/INT6/T0LCP1	62
66	P21/INT4/T1IN/T0LCP/T0HCP	63
67	P22/INT4/T1IN/T0LCP/T0HCP	64
68	P23/INT4/T1IN/T0LCP/T0HCP	65
69	P24/INT5/T1IN/T0LCP/T0HCP/INT7/T0HCP1	66
70	P25/INT5/T1IN/T0LCP/T0HCP	67
71	P26/INT5/T1IN/T0LCP/T0HCP	68
72	P27/INT5/T1IN/T0LCP/T0HCP	69
73	P30/PWM4	70
74	P31/PWM5	71
75	P32/UTX1	72
76	P33/URX1	73
77	P34/UTX2	74
78	P35/URX2	75
79	P36	76
80	PB7	77
81	PB6	78
82	PB5	79
83	PB4	80
84	PB3	81
85	PB2	82
86	PB1	83
87	PB0	84
88	V <sub>SS</sub> 3	85
89	V <sub>DD</sub> 3	86
90	PC7/DBGP2	87
91	PC6/DBGP1	88
92	PC5/DBGP0	89
93	PC4	90
94	PC3	91
95	PC2	92
96	PC1	93
97	PC0	94
98	PA0	95
99	PA1	96
100	PA2	97

# System Block Diagram



# LC87F5LP6A

Continued from preceding page.

Pin Name	I/O	Description	Option																														
Port 7	I/O	<ul style="list-style-type: none"><li>• 4-bit I/O port</li><li>• I/O specifiable in 1-bit units</li><li>• Pull-up resistor can be turned on and off in 1-bit units</li><li>• Other functions</li></ul> <p>P70: INT0 input/HOLD release input/Timer 0L capture input/Output for watchdog timer</p> <p>P71: INT1 input/HOLD release input/Timer 0H capture input</p> <p>P72: INT2 input/HOLD release input/Timer 0 event input/Timer 0L capture input</p> <p>P73: INT3 input with noise filter/Timer 0 event input/Timer 0H capture input</p> <ul style="list-style-type: none"><li>• Interrupt acknowledge type</li></ul> <table><tr><td></td><td>Rising</td><td>Falling</td><td>Rising/ Falling</td><td>H level</td><td>L level</td></tr><tr><td>INT0</td><td>enable</td><td>enable</td><td>disable</td><td>enable</td><td>enable</td></tr><tr><td>INT1</td><td>enable</td><td>enable</td><td>disable</td><td>enable</td><td>enable</td></tr><tr><td>INT2</td><td>enable</td><td>enable</td><td>enable</td><td>disable</td><td>disable</td></tr><tr><td>INT3</td><td>enable</td><td>enable</td><td>enable</td><td>disable</td><td>disable</td></tr></table> <ul style="list-style-type: none"><li>• AD converter input port: AN8 (P70), AN9 (P71)</li></ul>		Rising	Falling	Rising/ Falling	H level	L level	INT0	enable	enable	disable	enable	enable	INT1	enable	enable	disable	enable	enable	INT2	enable	enable	enable	disable	disable	INT3	enable	enable	enable	disable	disable	No
			Rising	Falling	Rising/ Falling	H level	L level																										
INT0			enable	enable	disable	enable	enable																										
INT1			enable	enable	disable	enable	enable																										
INT2	enable	enable	enable	disable	disable																												
INT3	enable	enable	enable	disable	disable																												
P70 to P73																																	
Port 8																																	
P80 to P87																																	
Port A	I/O	<ul style="list-style-type: none"><li>• 8-bit I/O port</li><li>• I/O specifiable in 1-bit units</li><li>• Other functions</li></ul> <p>P80 to P87: AD converter input port</p>	No																														
PA0 to PA5																																	
Port B	I/O	<ul style="list-style-type: none"><li>• 6-bit I/O port</li><li>• I/O specifiable in 1-bit units</li><li>• Pull-up resistor can be turned on and off in 1-bit units</li></ul>	Yes																														
PB0 to PB7																																	
Port C	I/O	<ul style="list-style-type: none"><li>• 8-bit I/O port</li><li>• I/O specifiable in 1-bit units</li><li>• Pull-up resistor can be turned on and off in 1-bit units</li><li>• Pin functions</li></ul> <p>PC5 to PC7: On-chip Debugger</p>	Yes																														
PC0 to PC7																																	
Port E	I/O	<ul style="list-style-type: none"><li>• 8-bit I/O port</li><li>• I/O specifiable in 2-bit units</li><li>• Pull-up resistor can be turned on and off in 1-bit units</li></ul>	No																														
PE0 - PE7																																	
Port F	I/O	<ul style="list-style-type: none"><li>• 8-bit I/O port</li><li>• I/O specifiable in 2-bit units</li><li>• Pull-up resistor can be turned on and off in 1-bit units</li></ul>	No																														
PF0 to PF7																																	
SIO2 Port	I/O	<ul style="list-style-type: none"><li>• 4-bit I/O port</li><li>• I/O specifiable in 1-bit units</li><li>• Shared functions:</li></ul> <p>SI2P0: SIO2 data output</p> <p>SI2P1: SIO2 data input, bus input/output</p> <p>SI2P2: SIO2 clock input/output</p> <p>SI2P3: SIO2 clock output</p>	No																														
SI2P0 to SI2P3																																	
PWM0	O	<ul style="list-style-type: none"><li>• PWM0 output port</li><li>• General-purpose I/O available</li></ul>	No																														
PWM1	O	<ul style="list-style-type: none"><li>• PWM1 output port</li><li>• General-purpose I/O available</li></ul>	No																														
RES	I	Reset pin	No																														
XT1	I	<ul style="list-style-type: none"><li>• Input terminal for 32.768kHz X'tal oscillation</li><li>• Shared functions:</li></ul> <p>AN10: AD converter input port</p> <p>General-purpose input port</p> <p>Must be connected to <math>V_{DD1}</math> if not to be used.</p>	No																														
XT2	I/O	<ul style="list-style-type: none"><li>• Output terminal for 32.768kHz X'tal oscillation</li><li>• Shared functions:</li></ul> <p>AN11: AD converter input port</p> <p>General-purpose I/O port</p> <p>Must be set for oscillation and kept open if not to be used.</p>	No																														
CF1	I	Ceramic resonator input pin	No																														
CF2	O	Ceramic resonator output pin	No																														

## Port Output Types


The table below lists the types of port outputs and the presence/absence of a pull-up resistor.  
Data can be read into any input port even if it is in the output mode.

Port	Options Selected in Units of	Option Type	Output Type	Pull-up Resistor
P00 to P07	1 bit	1	CMOS	Programmable (Note 1)
		2	N-channel open drain	No
P10 to P17 P20 to P27 P30 to P36	1 bit	1	CMOS	Programmable
		2	N-channel open drain	Programmable
PA0 to PA5 PB0 to PB7 PC0 to PC7	1 bit	1	CMOS	Programmable
		2	N-channel open drain	Programmable
PE0 to PE7 PF0 to PF7	-	No	CMOS	Programmable
P70	-	No	N-channel open drain	Programmable
P71 to P73	-	No	CMOS	Programmable
P80 to P87	-	No	N-channel open drain	No
SI2P0, SI2P2 SI2P3 PWM0, PWM1	-	No	CMOS	No
SI2P1	-	No	CMOS (when selected as ordinary port) N-channel open drain (When SIO2 data is selected)	No
XT1	-	No	Input only	No
XT2	-	No	Output for 32.768kHz quartz oscillator N-channel open drain (when in general-purpose No output mode)	No

Note 1: Programmable pull-up resistors for port 0 are controlled in 4-bit units (P00 to 03, P04 to 07).


\*1: Make the following connection to minimize the noise input to the  $V_{DD1}$  pin and prolong the backup time.  
Be sure to electrically short the  $V_{SS1}$ ,  $V_{SS2}$ ,  $V_{SS3}$  and  $V_{SS4}$  pins.

(Example 1) When backup is active in the HOLD mode, the high level of the port outputs is supplied by the backup capacitors.



## LC87F5LP6A

(Example 2) The high-level output at the ports is unstable when the HOLD mode backup is in effect.



**Absolute Maximum Ratings** at  $T_a = 25^\circ\text{C}$ ,  $V_{SS1} = V_{SS2} = V_{SS3} = V_{SS4} = 0\text{V}$

Parameter		Symbol	Pins/Remarks	Conditions	Specification			
					$V_{DD}[\text{V}]$	min	typ	max
Maximum supply voltage		$V_{DD \text{ max}}$	$V_{DD1}, V_{DD2}, V_{DD3}, V_{DD4}$	$V_{DD1}=V_{DD2}=V_{DD3}=V_{DD4}$		-0.3		+6.5
Input voltage		$V_I(1)$	XT1, CF1			-0.3		$V_{DD}+0.3$
Input/Output voltage		$V_{IO}(1)$	Ports 0, 1, 2 Ports 3, 7, 8 Ports A, B, C, E, F SI2P0 to SI2P3 PWM0, PWM1, XT2			-0.3		$V_{DD}+0.3$
High level output current	Peak output current	IOPH(1)	Ports 0, 1, 2, 3 Ports A, B, C, E, F SI2P0 to SI2P3	CMOS output select per 1 application pin		-10		
		IOPH(2)	PWM0, PWM1	Per 1 application pin.		-20		
		IOPH(3)	P71 to P73	Per 1 application pin.		-5		
	Average output current (Note1-1)	IOM(1)	Ports 0, 1, 2, 3 Ports A, B, C, E, F SI2P0 to SI2P3	CMOS output select per 1 application pin		-7.5		
		IOM(2)	PWM0, PWM1	Per 1 application pin.		-15		
		IOM(3)	P71 to P73	Per 1 application pin.		-3		
	Total output current	$\Sigma\text{IOAH}(1)$	P71 to P73	Total of all applicable pins		-10		
		$\Sigma\text{IOAH}(2)$	PWM0, PWM1 SI2P0 to SI2P3	Total of all applicable pins		-20		
		$\Sigma\text{IOAH}(3)$	Ports 0, 2, 3	Total of all applicable pins		-30		
		$\Sigma\text{IOAH}(4)$	Ports 0, 2, 3 PWM0, PWM1 SI2P0 to SI2P3	Total of all applicable pins		-50		
		$\Sigma\text{IOAH}(5)$	Port B	Total of all applicable pins		-20		
		$\Sigma\text{IOAH}(6)$	Ports A, C	Total of all applicable pins		-20		
		$\Sigma\text{IOAH}(7)$	Ports A, B, C	Total of all applicable pins		-40		
		$\Sigma\text{IOAH}(8)$	Port F	Total of all applicable pins		-20		
		$\Sigma\text{IOAH}(9)$	Ports 1, E	Total of all applicable pins		-20		
		$\Sigma\text{IOAH}(10)$	Ports 1, E, F	Total of all applicable pins		-40		

Note 1-1: Average output current is average of current in 100ms interval.

Continued on next page.



# LC87F5LP6A

Continued from preceding page.

Parameter	Symbol	Pins/Remarks	Conditions	V <sub>DD</sub> [V]	Specification			
					min	typ	max	unit
Low level output current	Peak output current	IOPL(1)	P02 to P07 Ports 1, 2, 3 Ports A, B, C, E, F SI2P0 to SI2P3 PWM0, PWM1	Per 1 application pin.			20	mA
		IOPL(2)	P00, P01	Per 1 application pin.			30	
		IOPL(3)	Ports 7, 8, XT2	Per 1 application pin.			10	
	Average output current (Note1-1)	IOML(1)	P02 to P07 Ports 1, 2, 3 Ports A, B, C, E, F SI2P0 to SI2P3 PWM0, PWM1	Per 1 application pin.			15	
		IOML(2)	P00, P01	Per 1 application pin.			20	
		IOML(3)	Ports 7, 8, XT2	Per 1 application pin.			7.5	
	Total output current	ΣIOAL(1)	Port 7, XT2	Total of all applicable pins			15	
		ΣIOAL(2)	Port 8	Total of all applicable pins			15	
		ΣIOAL(3)	Ports 7, 8, XT2	Total of all applicable pins			20	
		ΣIOAL(4)	PWM0, PWM1 SI2P0 to SI2P3	Total of all applicable pins			40	
		ΣIOAL(5)	Ports 0, 2, 3	Total of all applicable pins			80	
		ΣIOAL(6)	Ports 0, 2, 3 PWM0, PWM1 SI2P0 to SI2P3	Total of all applicable pins			120	
		ΣIOAL(7)	Port B	Total of all applicable pins			40	
		ΣIOAL(8)	Ports A, C	Total of all applicable pins			40	
		ΣIOAL(9)	Ports A, B, C	Total of all applicable pins			80	
		ΣIOAL(10)	Port F	Total of all applicable pins			40	
		ΣIOAL(11)	Ports 1, E	Total of all applicable pins			70	
		ΣIOAL(12)	Ports 1, E, F	Total of all applicable pins			110	
Maximum power dissipation	Pd max	QIP100E(14×20)					523	mW
		TQFP100(14×14)					364	
Operating ambient temperature	Topr				-20		+70	°C
Storage ambient temperature	Tstg				-55		+125	

Note 1-1: Average output current is average of current in 100ms interval.

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

# LC87F5LP6A

**Recommended Operating Range** at  $T_a = -20^{\circ}\text{C}$  to  $+70^{\circ}\text{C}$ ,  $V_{SS1} = V_{SS2} = V_{SS3} = V_{SS4} = 0\text{V}$

Parameter	Symbol	Pins/Remarks	Conditions	Specification				
				$V_{DD}[\text{V}]$	min	typ	max	unit
Operating supply voltage (Note2-1)	$V_{DD}(1)$	$V_{DD1}=V_{DD2}=V_{DD3}=V_{DD4}$	$0.245\mu\text{s} \leq t_{CYC} \leq 200\mu\text{s}$		4.5		5.5	V
			$0.367\mu\text{s} \leq t_{CYC} \leq 200\mu\text{s}$		3.0		5.5	
			$0.588\mu\text{s} \leq t_{CYC} \leq 200\mu\text{s}$		2.5		5.5	
Memory sustaining supply voltage	VHD	$V_{DD1}=V_{DD2}=V_{DD3}=V_{DD4}$	RAM and register contents in HOLD mode.		2.0		5.5	
High level input voltage	$V_{IH}(1)$	Ports 1, 2, 3 SI2P0 to SI2P3 P71 to P73 P70 port input/ interrupt side		2.5 to 5.5	$0.3V_{DD}$ +0.7		$V_{DD}$	
	$V_{IH}(2)$	Ports 0, 8 Ports A, B, C, E, F PWM0, PWM1		2.5 to 5.5	$0.3V_{DD}$ +0.7		$V_{DD}$	
	$V_{IH}(3)$	P70 Watchdog timer side		2.5 to 5.5	$0.9V_{DD}$		$V_{DD}$	
	$V_{IH}(4)$	XT1, XT2, CF1, RES		2.5 to 5.5	$0.75V_{DD}$		$V_{DD}$	
Low level input voltage	$V_{IL}(1)$	Ports 1, 2, 3 SI2P0 to SI2P3 P71 to P73 P70 port input/ interrupt		2.5 to 5.5	$V_{SS}$		$0.1V_{DD}$ +0.4	
	$V_{IL}(2)$	Ports 0, 8 Ports A, B, C, E, F PWM0, PWM1		2.5 to 5.5	$V_{SS}$		$0.15V_{DD}$ +0.4	
	$V_{IL}(5)$	Port 70 Watchdog timer		2.5 to 5.5	$V_{SS}$		$0.8V_{DD}$ -1.0	
	$V_{IL}(6)$	XT1, XT2, CF1, RES		2.5 to 5.5	$V_{SS}$		$0.25V_{DD}$	
Instruction cycle time	$t_{CYC}$ (Note2-2)			4.5 to 5.5	0.245		200	$\mu\text{s}$
				3.0 to 5.5	0.367		200	
				2.5 to 5.5	0.588		200	
External system clock frequency	FEXCF(1)	CF1	<ul style="list-style-type: none"> <li>CF2 pin open</li> <li>System clock frequency division rate=1/1</li> </ul>	4.5 to 5.5	0.1		12	MHz
				3.0 to 5.5	0.1		8	
			<ul style="list-style-type: none"> <li>External system clock duty=50±5%</li> <li>CF2 pin open</li> <li>System clock frequency division rate=1/2</li> </ul>	2.5 to 5.5	0.1		5	
				4.5 to 5.5	0.2		24.4	
				3.0 to 5.5	0.2		16	
				2.5 to 5.5	0.2		10	
Oscillation frequency range (Note2-3)	FmCF(1)	CF1, CF2	10MHz ceramic oscillation See Fig. 1.	4.5 to 5.5		10		MHz
	FmCF(2)	CF1, CF2	8MHz ceramic oscillation See Fig. 1.	3.0 to 5.5		8		
	FmCF(3)	CF1, CF2	4MHz ceramic oscillation See Fig. 1.	2.5 to 5.5		5		
	FmCF(4)	CF1, CF2	12MHz ceramic oscillation See Fig. 1.	4.5 to 5.5		12		
	FmRC		Internal RC oscillation	2.5 to 5.5	0.3	1.0	2.0	
	FmMRC		Frequency variable RC oscillation source oscillation	2.5 to 5.5		16		
	FsX'tal	XT1, XT2	32.768kHz crystal oscillation. See Fig. 2.	2.5 to 5.5		32.768		kHz

Note 2-1:  $V_{DD}$  must be held greater than or equal to 3.0V in the flash ROM onboard programming mode.

Note 2-2: Relationship between  $t_{CYC}$  and oscillation frequency is  $3/F_{mCF}$  at a division ratio of 1/1 and  $6/F_{mCF}$  at a division ratio of 1/2.

Note 2-3: See Tables 1 and 2 for the oscillation constants.

# LC87F5LP6A

## Electrical Characteristics at Ta = -20°C to +70°C, VSS1 = VSS2 = VSS3 = VSS4= 0V

Parameter	Symbol	Pins/Remarks	Conditions	Specification				
				VDD[V]	min	typ	max	unit
High level input current	I <sub>IH</sub> (1)	Ports 0, 1, 2 Ports 3, 7, 8 Ports A, B, C SI2P0 to SI2P3 RES PWM0, PWM1	Output disable Pull-up resistor OFF V <sub>IN</sub> =V <sub>DD</sub> (including the off-leak current of the output Tr.)	2.5 to 5.5			1	μA
	I <sub>IH</sub> (2)	XT1, XT2	Using as an input port V <sub>IN</sub> =V <sub>DD</sub>	2.5 to 5.5			1	
	I <sub>IH</sub> (3)	CF1	V <sub>IN</sub> =V <sub>DD</sub>	2.5 to 5.5			15	
Low level input current	I <sub>IL</sub> (1)	Ports 0, 1, 2 Ports 3, 7, 8 Ports A, B, C, E, F SI2P0 to SI2P3 RES PWM0, PWM1	Output disable Pull-up resistor OFF V <sub>IN</sub> =V <sub>SS</sub> (including the off-leak current of the output Tr.)	2.5 to 5.5	-1			μA
	I <sub>IL</sub> (2)	XT1, XT2	Using as an input port V <sub>IN</sub> =V <sub>SS</sub>	2.5 to 5.5	-1			
	I <sub>IL</sub> (3)	CF1	V <sub>IN</sub> =V <sub>SS</sub>	2.5 to 5.5	-15			
High level output voltage	V <sub>OH</sub> (1)	Ports 0, 1, 2, 3	I <sub>OH</sub> =-1.0mA	4.5 to 5.5	V <sub>DD</sub> -1			V
	V <sub>OH</sub> (2)	Ports A, B, C, E, F SI2P0 to SI2P	I <sub>OH</sub> =-0.4mA	3.0 to 5.5	V <sub>DD</sub> -0.4			
	V <sub>OH</sub> (3)		I <sub>OH</sub> =-0.2mA	2.5 to 5.5	V <sub>DD</sub> -0.4			
	V <sub>OH</sub> (4)	Ports 71, 72, 73	I <sub>OH</sub> =-0.4mA	3.0 to 5.5	V <sub>DD</sub> -0.4			
	V <sub>OH</sub> (5)		I <sub>OH</sub> =-0.2mA	2.5 to 5.5	V <sub>DD</sub> -0.4			
	V <sub>OH</sub> (6)	PWM0, PWM1 P30, P31(PWM4, 5 output mode)	I <sub>OH</sub> =-10mA	4.5 to 5.5	V <sub>DD</sub> -1.5			
	V <sub>OH</sub> (7)		I <sub>OH</sub> =-1.6mA	3.0 to 5.5	V <sub>DD</sub> -0.4			
	V <sub>OH</sub> (8)		I <sub>OH</sub> =-1.0mA	2.5 to 5.5	V <sub>DD</sub> -0.4			
Low level output voltage	V <sub>OL</sub> (1)	Ports 0, 1, 2, 3	I <sub>OL</sub> =10mA	4.5 to 5.5			1.5	V
	V <sub>OL</sub> (2)	Ports A, B, C, E, F SI2P0 to SI2P3 PWM0, PWM1,	I <sub>OL</sub> =1.6mA	3.0 to 5.5			0.4	
	V <sub>OL</sub> (3)		I <sub>OL</sub> =1.0mA	2.5 to 5.5			0.4	
	V <sub>OL</sub> (4)	P00, P01	I <sub>OL</sub> =30mA	4.5 to 5.5			1.5	
	V <sub>OL</sub> (5)		I <sub>OL</sub> =5.0mA	3.0 to 5.5			0.4	
	V <sub>OL</sub> (6)		I <sub>OL</sub> =2.5mA	2.5 to 5.5			0.4	
	V <sub>OL</sub> (7)	Ports 7, 8, XT2	I <sub>OL</sub> =1.6mA	3.0 to 5.5			0.4	
	V <sub>OL</sub> (8)		I <sub>OL</sub> =1.0mA	2.5 to 5.5			0.4	
Pull-up resistation	Rpu(1)	Ports 0, 1, 2, 3	V <sub>OH</sub> =0.9V <sub>DD</sub>	4.5 to 5.5	15	35	80	kΩ
	Rpu(2)	Port 7 Ports A, B, C, E, F		4.5 to 5.5	15	35	120	
Hysteresis voltage	VHYS	RES Ports 1, 2, 7 SI2P0 to SI2P3		2.5 to 5.5		0.1V <sub>DD</sub>		V
Pin capacitance	CP	All pins	<ul style="list-style-type: none"> <li>For pins other than that under test: V<sub>IN</sub>=V<sub>SS</sub></li> <li>f=1MHz</li> <li>Ta=25°C</li> </ul>	2.5 to 5.5		10		pF

# LC87F5LP6A

**Serial I/O Characteristics** at Ta = -20°C to +70°C, V<sub>SS1</sub> = V<sub>SS2</sub> = V<sub>SS3</sub> = V<sub>SS4</sub> = 0V

## 1. SIO0 Serial I/O Characteristics (Note 4-1-1)

Parameter			Symbol	Pins /Remarks	Conditions	V <sub>DD</sub> [V]	Specification			
							min	typ	max	unit
Serial clock	Input clock	Frequency	tSCK(1)	SCK0(P12)	• See Fig. 6.	2.5 to 5.5	2			tCYC
		Low level pulse width	tSCKL(1)				1			
		High level pulse width	tSCKH(1)				1			
			tSCKHA(1a)	• Continuous data transmission/reception mode • SIO2 is not in use simultaneous. • See Fig. 6. • (Note 4-1-2)	4					
			tSCKHA(1b)	• Continuous data transmission/reception mode • SIO2 is in use simultaneous. • See Fig. 6. • (Note 4-1-2)						
	Output clock	Frequency	tSCK(2)	SCK0(P12)	• CMOS output selected. • See Fig. 6.	2.5 to 5.5	4/3			tSCK
		Low level pulse width	tSCKL(2)				1/2			
		High level pulse width	tSCKH(2)				1/2			
			tSCKHA(2a)	• Continuous data transmission/reception mode • SIO2 is not in use simultaneous. • CMOS output selected. • See Fig. 6.	tSCKH(2) +2tCYC			tSCKH(2) +(10/3) tCYC		
			tSCKHA(2b)	• Continuous data transmission/reception mode • SIO2 is in use simultaneous. • CMOS output selected. • See Fig. 6.					tSCKH(2) +2tCYC	tSCKH(2) +(16/3) tCYC
Serial input	Data setup time		tsDI(1)	SIO(P11), SB0(P11)	• Must be specified with respect to rising edge of SIOCLK • See fig. 6.	2.5 to 5.5	0.03			
	Data hold time		thDI(1)				0.03			
Serial output	Input clock	Output delay time	tdD0(1)	SO0(P10), SB0(P11),	• Continuous data transmission/reception mode • (Note 4-1-3)	2.5 to 5.5			(1/3)tCYC +0.05	μs
			tdD0(2)		• Synchronous 8-bit mode. • (Note 4-1-3)				1tCYC +0.05	
	Output clock		tdD0(3)		• (Note 4-1-3)				(1/3)tCYC +0.05	

Note 4-1-1: These specifications are theoretical values. Add margin depending on its use.

Note 4-1-2: To use serial-clock-input in continuous trans/rec mode, a time from SI0RUN being set when serial clock is "H" to the first negative edge of the serial clock must be longer than tSCKHA.

Note 4-1-3: Must be specified with respect to falling edge of SIOCLK. Must be specified as the time to the beginning of output state change in open drain output mode. See Fig. 6.

3. SIO2 Serial I/O Characteristics (Note 4-3-1)

Parameter		Symbol	Pins/ Remarks	Conditions	V <sub>DD</sub> [V]	Specification			
						min.	typ	max.	unit
Serial clock	Input clock	Frequency	SCK2 (SI2P2)	• See Fig. 6.	2.5 to 5.5	2			tCYC
		Low level pulse width				1			
		High level pulse width				1			
		tSCKHA(5a)		• Continuous data transmission/ reception mode of SIO0 is not in use simultaneous. • See Fig. 6. • (Note 4-3-2)		4			
		tSCKHA(5b)		• Continuous data transmission/ reception mode of SIO0 is in use simultaneous. • See Fig. 6. • (Note 4-3-2)		7			
	Output clock	Frequency	SCK2 (SI2P2), SCK2O (SI2P3)	• CMOS output selected. • See Fig. 6.	2.5 to 5.5	4/3			tSCK
		Low level pulse width				1/2			
		High level pulse width				1/2			
		tSCKHA(6a)		• Continuous data transmission/ reception mode of SIO0 is not in use simultaneous. • CMOS output selected. • See Fig. 6.		tSCKH(6) +(5/3)tCYC		tSCKH(6) +(10/3)tCYC	tCYC
		tSCKHA(6b)		• Continuous data transmission/ reception mode of SIO0 is in use simultaneous. • CMOS output selected. • See Fig. 6.		tSCKH(6) +(5/3)tCYC		tSCKH(6) +(19/3)tCYC	
Serial input	Data setup time	tsDI(3)	SI2(SI2P1), SB2(SI2P1)	• Must be specified with respect to rising edge of SIOCLK • See fig. 6.	2.5 to 5.5	0.03			μs
	Data hold time	thDI(3)				0.03			
Serial output	Output delay time	tdD0(5)	SO2 (SI2P0), SB2(SI2P1)	• Must be specified with respect to falling edge of SIOCLK • Must be specified as the time to the beginning of output state change in open drain output mode. • See Fig. 6.	2.5 to 5.5			(1/3)tCYC +0.05	μs

Note 4-3-1: These specifications are theoretical values. Add margin depending on its use.

Note 4-3-2: To use serial-clock-input, a time from SI2RUN being set when serial clock is "H" to the first negative edge of the serial clock must be longer than tSCKHA.

## LC87F5LP6A

### Pulse Input Conditions at Ta = -20°C to +70°C, VSS1 = VSS2 = VSS3 = VSS4 = 0V

Parameter	Symbol	Pins/Remarks	Conditions	VDD[V]	Specification			
					min	typ	max	unit
High/low level pulse width	tPIH(1) tPIL(1)	INT0(P70), INT1(P71), INT2(P72) INT4(P20 to P23), INT5(P24 to P27), INT6(P20), INT7(P24)	<ul style="list-style-type: none"> <li>Interrupt source flag can be set.</li> <li>Event inputs for timer 0 or 1 are enabled.</li> </ul>	2.5 to 5.5	1			tCYC
	tPIH(2) tPIL(2)	INT3(P73) when noise filter time constant is 1/1.	<ul style="list-style-type: none"> <li>Interrupt source flag can be set.</li> <li>Event inputs for timer 0 are enabled.</li> </ul>	2.5 to 5.5	2			
	tPIH(3) tPIL(3)	INT3(P73) (The noise rejection clock is selected to 1/32.)	<ul style="list-style-type: none"> <li>Interrupt source flag can be set.</li> <li>Event inputs for timer 0 are enabled.</li> </ul>	2.5 to 5.5	64			
	tPIH(4) tPIL(4)	INT3(P73) (The noise rejection clock is selected to 1/128.)	<ul style="list-style-type: none"> <li>Interrupt source flag can be set.</li> <li>Event inputs for timer 0 are enabled.</li> </ul>	2.5 to 5.5	256			
	tPIL(5)	RES	Reset acceptable	2.5 to 5.5	200			μs

### AD Converter Characteristics at Ta = -20°C to +70°C, VSS1 = VSS2 = VSS3 = VSS4 = 0V

Parameter	Symbol	Pins/Remarks	Conditions	VDD[V]	Specification			
					min	typ	max	unit
Resolution	N	AN0(P80)		3.0 to 5.5		8		bit
Absolute precision	ET	to AN7(P87), AN8(P70),	(Note 6-1)	3.0 to 5.5			±1.5	LSB
Conversion time	TCAD	AN9(P71), AN10(XT1), AN11(XT2), AN12(PA3), AN13(PA4), AN14(PA5)	AD conversion time=32×tCYC (when ADCR2=0) (Note 6-2)	4.5 to 5.5	11.74 (tCYC=0.367μs)		97.92 (tCYC=3.06μs)	μs
				3.0 to 5.5	31.36 (tCYC=0.980μs)		97.92 (tCYC=3.06μs)	
			AD conversion time=64×tCYC (when ADCR2=1) (Note 6-2)	4.5 to 5.5	18.82 (tCYC=0.294μs)		97.92 (tCYC=1.53μs)	
				3.0 to 5.5	31.36 (tCYC=0.490μs)		97.92 (tCYC=1.53μs)	
Analog input voltage range	VAIN			3.0 to 5.5	VSS		VDD	V
Analog port input current	IAINH		VAIN=VDD	3.0 to 5.5			1	μA
	IAINL		VAIN=VSS	3.0 to 5.5	-1			

Note 6-1: The quantization error (±1/2 LSB) is excluded from the absolute accuracy value.

Note 6-2: The conversion time refers to the interval from the time the instruction for starting the converter is issued till the complete digital value corresponding to the analog input value is loaded in the required register.

# LC87F5LP6A

Continued from preceding page.

Parameter	Symbol	Pins/Remarks	Conditions	Specification				
				V <sub>DD</sub> [V]	min	typ	max	unit
HALT mode consumption current (Note 7-1)	IDDHALT(2)	V <sub>DD1</sub> =V <sub>DD2</sub> =V <sub>DD3</sub> =V <sub>DD4</sub>	<ul style="list-style-type: none"> <li>• HALT mode</li> <li>• FmCF=8MHz ceramic oscillation mode</li> <li>• FmX'tal=32.768kHz by crystal oscillation mode</li> </ul>	4.5 to 5.5		3	6	mA
	IDDHALT(3)		<ul style="list-style-type: none"> <li>• System clock set to 8MHz side</li> <li>• Internal RC oscillation stopped</li> <li>• frequency variable RC oscillation stopped</li> <li>• 1/1 frequency division ratio.</li> </ul>	3.0 to 4.5		1.8	3.2	
	IDDHALT(4)		<ul style="list-style-type: none"> <li>• HALT mode</li> <li>• FmCF=5MHz ceramic oscillation mode</li> <li>• FmX'tal=32.768kHz by crystal oscillation mode</li> </ul>	4.5 to 5.5		2.2	4.5	
	IDDHALT(5)		<ul style="list-style-type: none"> <li>• System clock set to 5MHz side</li> <li>• Internal RC oscillation stopped</li> <li>• frequency variable RC oscillation stopped</li> <li>• 1/1 frequency division ratio.</li> </ul>	2.5 to 4.5		1	2.8	
	IDDHALT(6)		<ul style="list-style-type: none"> <li>• HALT mode</li> <li>• FmCF=0Hz (oscillation stopped)</li> <li>• FmX'tal=32.768kHz by crystal oscillation mode</li> </ul>	4.5 to 5.5		0.45	1.5	
	IDDHALT(7)		<ul style="list-style-type: none"> <li>• System clock set to internal RC oscillation</li> <li>• frequency variable RC oscillation stopped</li> <li>• 1/2 frequency division ratio.</li> </ul>	2.5 to 4.5		0.25	1	
	IDDHALT(8)		<ul style="list-style-type: none"> <li>• HALT mode</li> <li>• FmCF=0Hz (oscillation stopped)</li> <li>• FmX'tal=32.768kHz by crystal oscillation mode.</li> </ul>	4.5 to 5.5		1.5	4	
	IDDHALT(9)		<ul style="list-style-type: none"> <li>• System clock set to 1MHz with frequency variable RC oscillation</li> <li>• Internal RC oscillation stopped</li> <li>• 1/2 frequency division ratio.</li> </ul>	2.5 to 4.5		0.8	3	
	IDDHALT(10)		<ul style="list-style-type: none"> <li>• HALT mode</li> <li>• FmCF=0Hz (oscillation stopped)</li> <li>• FmX'tal=32.768kHz by crystal oscillation mode.</li> </ul>	4.5 to 5.5		22	75	μA
	IDDHALT(11)		<ul style="list-style-type: none"> <li>• System clock set to 32.768kHz side.</li> <li>• Internal RC oscillation stopped</li> <li>• frequency variable RC oscillation stopped</li> <li>• 1/2 frequency division ratio.</li> </ul>	2.5 to 4.5		10	65	
	IDDHALT(12)		<ul style="list-style-type: none"> <li>• HALT mode</li> <li>• FmCF=12MHz ceramic oscillation mode</li> <li>• FmX'tal=32.768kHz by crystal oscillation mode</li> <li>• System clock set to 12MHz side</li> <li>• Internal RC oscillation stopped</li> <li>• frequency variable RC oscillation stopped</li> <li>• 1/1 frequency division ratio.</li> </ul>	4.5 to 5.5		4.7	10	mA
HOLD mode consumption current	IDDHOLD(1)	V <sub>DD1</sub>	<ul style="list-style-type: none"> <li>• HOLD mode</li> </ul>	4.5 to 5.5		0.07	20	μA
	IDDHOLD(2)		<ul style="list-style-type: none"> <li>• CF1=V<sub>DD</sub> or open (External clock mode)</li> </ul>	2.5 to 4.5		0.03	17	
	IDDHOLD(3)		<ul style="list-style-type: none"> <li>• Timer HOLD mode</li> <li>• CF1=V<sub>DD</sub> or open (External clock mode)</li> </ul>	4.5 to 5.5		19	65	
	IDDHOLD(4)		<ul style="list-style-type: none"> <li>• FmX'tal=32.768kHz by crystal oscillation mode</li> </ul>	2.5 to 4.5		6.5	55	

Note 7-1: The consumption current value includes none of the currents that flow into the output Tr and internal pull-up resistors

## LC87F5LP6A

### F-ROM Programming Characteristics at $T_a = +10^{\circ}\text{C}$ to $+55^{\circ}\text{C}$ , $V_{SS1} = V_{SS2} = V_{SS3} = V_{SS4} = 0\text{V}$

Parameter	Symbol	Pins/Remarks	Conditions	Specification				
				$V_{DD}[\text{V}]$	min	typ	max	unit
Onboard programming current	IDDFW(1)	$V_{DD1}$	<ul style="list-style-type: none"> <li>128-byte programming</li> <li>Erasing current including</li> </ul>	3.0 to 5.5		30	50	mA
Programming time	tFW(1)		<ul style="list-style-type: none"> <li>128-byte programming</li> <li>Erasing current including</li> <li>Time for setting up 128 byte data is excluded.</li> </ul>	3.0 to 5.5		22.5	35	ms

### UART (Full Duplex) Operating Conditions at $T_a = -20^{\circ}\text{C}$ to $+70^{\circ}\text{C}$ , $V_{SS1} = V_{SS2} = V_{SS3} = V_{SS4} = 0\text{V}$


Parameter	Symbol	Pins/Remarks	Conditions	Specification				
				$V_{DD}[\text{V}]$	min	typ	max	unit
Transfer rate	UBR, UBR2	UTX1(P32), RTX1(P33), UTX2(P33), RTX2(P34)		2.5 to 5.5	16/3		8192/3	tCYC

Data length : 7/8/9 bits (LSB first)


Stop bits : 1-bit (2-bit in continuous data transmission)

Parity bits : None

Example of Continuous 8-bit Data Transmission Mode Processing (First Transmit Data = 55H)



Example of Continuous 8-bit Data Reception Mode Processing (First Receive Data = 55H)






## **V<sub>DD1</sub>, V<sub>SS1</sub> Terminal Condition**

It is necessary to place capacitors between V<sub>DD1</sub> and V<sub>SS1</sub> as describe below.


- Place capacitors as close to V<sub>DD1</sub> and V<sub>SS1</sub> as possible.
- Place capacitors so that the length of each terminal to the each leg of the capacitor be equal ( $L1 = L1'$ ,  $L2 = L2'$ ).
- Place high capacitance capacitor C1 and low capacitance capacitor C2 in parallel.
- Capacitance of C2 must be more than 0.1 $\mu$ F.
- Use thicker pattern for V<sub>DD1</sub> and V<sub>SS1</sub>.



## **V<sub>DD3</sub>, V<sub>SS3</sub> Terminal Condition**

It is necessary to place capacitors between V<sub>DD3</sub> and V<sub>SS3</sub> as describe below.

- Place capacitors as close to V<sub>DD3</sub> and V<sub>SS3</sub> as possible.
- Place capacitors so that the length of each terminal to the each leg of the capacitor be equal ( $L3 = L3'$ ).
- Capacitance of C3 must be more than 0.1 $\mu$ F.
- Use thicker pattern for V<sub>DD3</sub> and V<sub>SS3</sub>.



## Characteristics of a Sample Main System Clock Oscillation Circuit

Given below are the characteristics of a sample main system clock oscillation circuit that are measured using a Our designated oscillation characteristics evaluation board and external components with circuit constant values with which the oscillator vendor confirmed normal and stable oscillation.

Table 1 Characteristics of a Sample Main System Clock Oscillator Circuit with a Ceramic Oscillator

Nominal Frequency	Vendor Name	Oscillator Name	Circuit Constant				Operating Voltage Range [V]	Oscillation Stabilization Time		Remarks
			C1 [pF]	C2 [pF]	Rf1 [Ω]	Rd1 [Ω]		typ [ms]	max [ms]	
12MHz	MURATA	CSTCE12M0G52-R0	(10)	(10)	Open	470	4.5 to 5.5	0.05	0.15	Internal C1,C2
10MHz		CSTCE10M0G52-R0	(10)	(10)	Open	1.0k	4.5 to 5.5	0.05	0.15	Internal C1,C2
		CSTLS10M0G53-B0	(15)	(15)	Open	680	4.5 to 5.5	0.05	0.15	Internal C1,C2
8MHz		CSTCE8M00G52-R0	(10)	(10)	Open	2.2k	3.0 to 5.5	0.05	0.15	Internal C1,C2
		CSTLS8M00G53-B0	(15)	(15)	Open	680	3.0 to 5.5	0.05	0.15	Internal C1,C2
5MHz		CSTCR5M00G53-R0	(15)	(15)	Open	3.3k	2.5 to 5.5	0.05	0.15	Internal C1,C2
		CSTLS5M00G53-B0	(15)	(15)	Open	1.5k	2.5 to 5.5	0.05	0.15	Internal C1,C2

The oscillation stabilization time refers to the time interval that is required for the oscillation to get stabilized after VDD goes above the operating voltage lower limit (see Fig. 4).

## Characteristics of a Sample Subsystem Clock Oscillator Circuit

Given below are the characteristics of a sample subsystem clock oscillation circuit that are measured using a Our designated oscillation characteristics evaluation board and external components with circuit constant values with which the oscillator vendor confirmed normal and stable oscillation.

Table 2 Characteristics of a Sample Subsystem Clock Oscillator Circuit with a Crystal Oscillator

Nominal Frequency	Vendor Name	Oscillator Name	Circuit Constant				Operating Voltage Range [V]	Oscillation Stabilization Time		Remarks
			C3 [pF]	C4 [pF]	Rf2 [Ω]	Rd2 [Ω]		typ [s]	max [s]	
32.768kHz	SEIKO EPSON	MC-306	18	18	Open	560k	2.5 to 5.5	1.3	3.0	Applicable CL value=12.5pF

The oscillation stabilization time refers to the time interval that is required for the oscillation to get stabilized after the instruction for starting the subclock oscillation circuit is executed and to the time interval that is required for the oscillation to get stabilized after the HOLD mode is reset (see Fig. 4).

Note: The components that are involved in oscillation should be placed as close to the IC and to one another as possible because they are vulnerable to the influences of the circuit pattern.




Figure 1 Ceramic Oscillator Circuit




Figure 2 Crystal Oscillator Circuit






Figure 3 AC Timing Measurement Point




Reset Time and Oscillation Stabilization Time



HOLD Release Signal and Oscillation Stabilization Time

Figure 4 Oscillation Stabilization Times



Note:

Select  $C_{RES}$  and  $R_{RES}$  value to assure that at least  $200\mu s$  reset time is generated after the  $V_{DD}$  becomes higher than the minimum operating voltage.

Figure 5 Reset Circuit




Figure 6 Serial I/O Test Condition




Figure 7 Pulse Input Timing Signal Waveform

ON Semiconductor and the ON logo are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at [www.onsemi.com/site/pdf/Patent-Marking.pdf](http://www.onsemi.com/site/pdf/Patent-Marking.pdf). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.