



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details


Product Status	Active
Core Processor	ARM® Cortex®-M0+
Core Size	32-Bit Single-Core
Speed	40MHz
Connectivity	CSI0, I²C, LINbus, SmartCard, UART/USART
Peripherals	I²S, LVD, POR, PWM, WDT
Number of I/O	54
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	1.65V ~ 3.6V
Data Converters	A/D 8x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/s6e1c12d0agv20000

Table of Contents

Features.....	1
1. Product Lineup.....	5
2. Packages	6
3. Pin Assignment.....	7
4. List of Pin Functions.....	13
5. I/O Circuit Type.....	26
6. Handling Precautions	31
6.1 Precautions for Product Design.....	31
6.2 Precautions for Package Mounting.....	32
6.3 Precautions for Use Environment.....	34
7. Handling Devices	35
8. Block Diagram.....	38
9. Memory Map	39
10. Pin Status in Each CPU State	42
11. Electrical Characteristics	45
11.1 Absolute Maximum Ratings.....	45
11.2 Recommended Operating Conditions.....	46
11.3 DC Characteristics.....	47
11.3.1 Current Rating.....	47
11.3.2 Pin Characteristics	52
11.4 AC Characteristics.....	53
11.4.1 Main Clock Input Characteristics.....	53
11.4.2 Sub Clock Input Characteristics	54
11.4.3 Built-in CR Oscillation Characteristics	55
11.4.4 Operating Conditions of Main PLL (In the Case of Using the Main Clock as the Input Clock of the PLL)	56
11.4.5 Operating Conditions of Main PLL (In the Case of Using the Built-in High-Speed CR Clock as the Input Clock of the Main PLL).....	56
11.4.6 Reset Input Characteristics	57
11.4.7 Power-on Reset Timing.....	57
11.4.8 Base Timer Input Timing	58
11.4.9 CSIO/SPI/UART Timing	59
11.4.10 External Input Timing	76
11.4.11 I ² C Timing / I2C Slave Timing	77
11.4.12 I ² S Timing (MFS-I2S Timing).....	78
11.4.13 Smart Card Interface Characteristics	80
11.4.14 SW-DP Timing	81
11.5 12-bit A/D Converter.....	82
11.6 Low-Voltage Detection Characteristics	85
11.6.1 Low-Voltage Detection Reset	85
11.6.2 Low-Voltage Detection Interrupt.....	86
11.7 Flash Memory Write/Erase Characteristics	87
11.8 Return Time from Low-Power Consumption Mode	88
11.8.1 Return Factor: Interrupt/WKUP	88
11.8.2 Return Factor: Reset	90
12. Ordering Information	92
13. Package Dimensions	93
Document History.....	99
Sales, Solutions, and Legal Information.....	100

LCC-64P-M25



(TOP VIEW)


Note:

- The number after the underscore ("_") in a pin name such as XXX_1 and XXX_2 indicates the relocated port number. The channel on such pin has multiple functions, each of which has its own pin name. Use the Extended Port Function Register (EPFR) to select the pin to be used.

Pin no.			Pin Function	I/O circuit type	Pin state type
LQFP-64 QFN-64	LQFP-48 QFN-48	LQFP-32 QFN-32			
15	-	-	P3E	D	K
			TIOA4_1		
			IC1_VCC_0		
16	-	-	P3F	D	K
			TIOA5_1		
			IC1_CLK_0		
17	13	8	MD0	I	F
18	14	9	PE2	A	A
			X0		
19	15	10	PE3	A	B
			X1		
20	-	-	P40	D	K
			TIOA0_0		
			INT12_1		
21	-	-	P41	D	K
			TIOA1_0		
			INT13_1		
22	-	-	P42	D	K
			TIOA2_0		
23	-	-	P43	D	K
			ADTG_7		
			TIOA3_0		
24	-	-	P4C	D	K
			SCK7_1		
			TIOB3_0		
-	16	-	P4C	D	K
			SCK7_1		
25	17	-	P4D	D	K
			SOT7_1		
26	18	-	P4E	D	K
			SIN7_1		
			INT06_2		
27	19	11	VCC	-	-
28	20	12	C	-	-
29	21	13	VSS	-	-
30	22	14	P46	C	C
			X0A		
31	23	15	P47	C	D
			X1A		
32	24	16	INITX	B	E
33	25	17	P60	H	K
			TIOA2_2		
			INT15_1		
			CEC1_0		

Pin function	Pin name	Function description	Pin no.		
			LQFP-64 QFN-64	LQFP-48 QFN-48	LQFP-32 QFN-32
I2S(MFS)	MI2SDI4_1	I2S Serial Data Input pin (operation mode 2).	38	-	-
	MI2SDO4_1	I2S Serial Data Output pin (operation mode 2).	37	-	-
	MI2SCK4_1	I2S Serial Clock Output pin (operation mode 2).	36	-	-
	MI2SWS4_1	I2S Word Select Output pin (operation mode 2).	35	-	-
	MI2SMCK4_1	I2S Master Clock Input/output pin (operation mode 2).	34	-	-
	MI2SDI6_1	I2S Serial Data Input pin (operation mode 2).	8	8	-
	MI2SDO6_1	I2S Serial Data Output pin (operation mode 2).	7	7	-
	MI2SCK6_1	I2S Serial Clock Output pin (operation mode 2).	6	6	-
	MI2SWS6_1	I2S Word Select Output pin (operation mode 2).	5	5	-
	MI2SMCK6_1	I2S Master Clock Input/output pin (operation mode 2).	9	9	-
Smart Card Interface	IC1_CIN_0	Smart Card insert detection output pin	11	-	-
	IC1_CLK_0	Smart Card serial interface clock output pin	16	-	-
	IC1_DATA_0	Smart Card serial interface data input pin	12	-	-
	IC1_RST_0	Smart Card reset output pin	13	-	-
	IC1_VCC_0	Smart Card power enable output pin	15	-	-
	IC1_VPEN_0	Smart Card programming output pin	14	-	-
Real-time Clock	RTCCO_0	0.5 seconds pulse output pin of real-time clock	64	48	1
	RTCCO_1		43	31	21
	RTCCO_2		11	10	-
	SUBOUT_0	Sub clock output pin	64	48	1
	SUBOUT_1		43	31	21
	SUBOUT_2		11	10	-
HDMI-CEC/Remote Control Reception	CEC0_0	HDMI-CEC/Remote Control Reception ch.0 input/output pin	38	27	-
	CEC1_0	HDMI-CEC/Remote Control Reception ch.1 input/output pin	33	25	17

Type	Circuit	Remarks
F		<ul style="list-style-type: none"> CMOS level output CMOS level hysteresis input With input control Analog input With pull-up resistor control With standby mode control Pull-up resistor : Approximately 33kΩ $IOH = -4mA$, $IOL = 4mA$ When this pin is used as an I2C pin, the digital output P-ch transistor is always off
G		<ul style="list-style-type: none"> CMOS level output CMOS level hysteresis input With input control Analog input With pull-up resistor control With standby mode control Pull-up resistor : Approximately 33kΩ $IOH = -4mA$, $IOL = 4mA$ When this pin is used as an I2C pin, the digital output P-ch transistor is always off

7. Handling Devices

Power Supply Pins

In products with multiple VCC and VSS pins, respective pins at the same potential are interconnected within the device in order to prevent malfunctions such as latch-up. However, all of these pins should be connected externally to the power supply or ground lines in order to reduce electromagnetic emission levels, to prevent abnormal operation of strobe signals caused by the rise in the ground level, and to conform to the total output current rating.

Moreover, connect the current supply source with each Power supply pin and GND pin of this device at low impedance. It is also advisable that a ceramic capacitor of approximately 0.1 μ F be connected as a bypass capacitor between each Power supply pin and GND pin, between AVRH pin and AVRL pin near this device.

Stabilizing Supply Voltage

A malfunction may occur when the power supply voltage fluctuates rapidly even though the fluctuation is within the recommended operating conditions of the VCC power supply voltage. As a rule, with voltage stabilization, suppress the voltage fluctuation so that the fluctuation in VCC ripple (peak-to-peak value) at the commercial frequency (50 Hz/60 Hz) does not exceed 10% of the VCC value in the recommended operating conditions, and the transient fluctuation rate does not exceed 0.1 V/ μ s when there is a momentary fluctuation on switching the power supply.

Crystal Oscillator Circuit

Noise near the X0/X1 and X0A/X1A pins may cause the device to malfunction. Design the printed circuit board so that X0/X1, X0A/X1A pins, the crystal oscillator, and the bypass capacitor to ground are located as close to the device as possible.

It is strongly recommended that the PC board artwork be designed such that the X0/X1 and X0A/X1A pins are surrounded by ground plane as this is expected to produce stable operation.

Evaluate oscillation of your using crystal oscillator by your mount board.

Sub Crystal Oscillator

This series sub oscillator circuit is low gain to keep the low current consumption. The crystal oscillator to fill the following conditions is recommended for sub crystal oscillator to stabilize the oscillation.


■ Surface mount type

Size: More than 3.2 mm × 1.5 mm

Load capacitance: Approximately 6 pF to 7 pF

■ Lead type

Load capacitance: Approximately 6 pF to 7 pF

Memory Map (2)


*: See "S6E1C1/C3 Series Flash Programming Manual" to check details of the Flash memory.

Parameter	Symbol (Pin Name)	Conditions	Value		Unit	Remarks	
			Typ	Max			
Power supply current	I_{CCH} (VCC)	Stop mode	Ta=25°C Vcc=3.3 V	12.4	52.4	μA	*1, *2
			Ta=25°C Vcc=1.65 V	12.0	52.0	μA	*1, *2
			Ta=105°C Vcc=3.6 V	-	597	μA	*1, *2
	I_{CCT} (VCC)	Sub timer mode	Ta=25°C Vcc=3.3 V 32 kHz Crystal oscillation	15.6	55.6	μA	*1, *2
			Ta=25°C Vcc=1.65 V 32 kHz Crystal oscillation	15.0	55.0	μA	*1, *2
			Ta=105°C Vcc=3.6 V 32 kHz Crystal oscillation	-	601	μA	*1, *2
	I_{CCR} (VCC)	RTC mode	Ta=25°C Vcc=3.3 V 32 kHz Crystal oscillation	13.2	53.2	μA	*1, *2
			Ta=25°C Vcc=1.65 V 32 kHz Crystal oscillation	12.7	52.7	μA	*1, *2
			Ta=105°C Vcc=3.6 V 32 kHz Crystal oscillation	-	598	μA	*1, *2

*1: All ports are fixed. LVD off. Flash off.

*2: When CALDONE bit(CAL_CTL:CALDONE) is "1". In case of "0", Bipolar Vref current is added.

11.4 AC Characteristics


11.4.1 Main Clock Input Characteristics

($V_{CC} = 1.65\text{ V}$ to 3.6 V , $V_{SS} = 0\text{ V}$, $T_A = -40^\circ\text{C}$ to $+105^\circ\text{C}$)

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
				Min	Max		
Input frequency	F_{CH}	X0, X1	$V_{CC} \geq 2.7\text{V}$	8	48	MHz	When the crystal oscillator is connected
			$V_{CC} < 2.7\text{V}$	8	20		
			-	8	48	MHz	When the external clock is used
Input clock cycle	t_{CYLH}	X0, X1	-	20.83	125	ns	When the external clock is used
Input clock pulse width	-		P_{WH}/t_{CYLH} , P_{WL}/t_{CYLH}	45	55	%	When the external clock is used
Input clock rising time and falling time	t_{CF} , t_{CR}		-	-	5	ns	When the external clock is used
Internal operating clock ^{*1} frequency	F_{CM}	-	-	-	40.8	MHz	Master clock
	F_{CC}	-	-	-	40.8	MHz	Base clock (HCLK/FCLK)
	F_{CP0}	-	-	-	40.8	MHz	APB0 bus clock ^{*2}
	F_{CP1}	-	-	-	40.8	MHz	APB1 bus clock ^{*2}
Internal operating clock ^{*1} cycle time	t_{CYCCM}	-	-	24.5	-	ns	Master clock
	t_{CYCC}	-	-	24.5	-	ns	Base clock (HCLK/FCLK)
	t_{CYCP0}	-	-	24.5	-	ns	APB0 bus clock ^{*2}
	t_{CYCP1}	-	-	24.5	-	ns	APB1 bus clock ^{*2}

*1: For details of each internal operating clock, refer to "Chapter: Clock" in "FM0+ Family Peripheral Manual".

*2: For details of the APB bus to which a peripheral is connected, see "8. Block Diagram".




11.4.8 Base Timer Input Timing

Timer Input Timing

($V_{CC} = 1.65 \text{ V to } 3.6 \text{ V}$, $V_{SS} = 0 \text{ V}$, $T_A = -40^\circ\text{C} \text{ to } +105^\circ\text{C}$)


Parameter	Symbol	Pin Name	Conditions	Value		Unit	Remarks
				Min	Max		
Input pulse width	t_{TIWH}, t_{TIWL}	TIOAn/TIOBn (when using as ECK, TIN)	-	2 t_{CYCP}	-	ns	



Trigger Input Timing

($V_{CC} = 1.65 \text{ V to } 3.6 \text{ V}$, $V_{SS} = 0 \text{ V}$, $T_A = -40^\circ\text{C} \text{ to } +105^\circ\text{C}$)

Parameter	Symbol	Pin Name	Conditions	Value		Unit	Remarks
				Min	Max		
Input pulse width	t_{TRGH}, t_{TRGL}	TIOAn/TIOBn (when using as TGIN)	-	2 t_{CYCP}	-	ns	



Note:

- t_{CYCP} indicates the APB bus clock cycle time.
- For the number of the APB bus to which the Base Timer has been connected, see "8. Block Diagram".

11.4.9 CSIO/SPI/UART Timing

CSIO (SPI=0, SCINV=0)

($V_{CC} = 1.65\text{ V to }3.6\text{ V}$, $V_{SS} = 0\text{ V}$, $T_A = -40^\circ\text{C to }+105^\circ\text{C}$)

Parameter	Symbol	Pin name	Conditions	$V_{CC} < 2.7\text{ V}$		$V_{CC} \geq 2.7\text{ V}$		Unit
				Min	Max	Min	Max	
Serial clock cycle time	t_{SCYC}	SCKx	Master mode	4 t_{CYCP}	-	4 t_{CYCP}	-	ns
$SCK \downarrow \rightarrow SOT$ delay time	t_{SLOVI}	SCKx, SOTx		- 30	+ 30	- 20	+ 20	ns
$SIN \rightarrow SCK \uparrow$ setup time	t_{IVSHI}	SCKx, SINx		50	-	36	-	ns
$SCK \uparrow \rightarrow SIN$ hold time	t_{SHIXI}	SCKx, SINx		0	-	0	-	ns
Serial clock "L" pulse width	t_{SLSH}	SCKx	Slave mode	$2 t_{CYCP} - 10$	-	$2 t_{CYCP} - 10$	-	ns
Serial clock "H" pulse width	t_{SHSL}	SCKx		$t_{CYCP} + 10$	-	$t_{CYCP} + 10$	-	ns
$SCK \downarrow \rightarrow SOT$ delay time	t_{SLOVE}	SCKx, SOTx		-	50	-	30	ns
$SIN \rightarrow SCK \uparrow$ setup time	t_{IVSHE}	SCKx, SINx		10	-	10	-	ns
$SCK \uparrow \rightarrow SIN$ hold time	t_{SHIXE}	SCKx, SINx		20	-	20	-	ns
SCK falling time	t_F	SCKx		-	5	-	5	ns
SCK rising time	t_R	SCKx		-	5	-	5	ns

Notes:

- The above AC characteristics are for clock synchronous mode.
- t_{CYCP} represents the APB bus clock cycle time.
For the number of the APB bus to which Multi-function Serial has been connected, see "8. Block Diagram".
- The characteristics are only applicable when the relocate port numbers are the same.
For instance, they are not applicable for the combination of SCKx_0 and SOTx_1.
- External load capacitance $C_L=30\text{ pF}$

When Using CSIO/SPI Chip Select (SCINV=0, CSLVL=0)
 $(V_{CC} = 1.65 \text{ V to } 3.6 \text{ V}, V_{SS} = 0 \text{ V}, T_A = -40^\circ\text{C to } +105^\circ\text{C})$

Parameter	Symbol	Conditions	$V_{CC} < 2.7 \text{ V}$		$V_{CC} \geq 2.7 \text{ V}$		Unit
			Min	Max	Min	Max	
SCS $\uparrow \rightarrow$ SCK \downarrow setup time	t _{CSSE}	Master mode	([*] 1)-50	([*] 1)+0	([*] 1)-50	([*] 1)+0	ns
SCK $\uparrow \rightarrow$ SCS \downarrow hold time	t _{CSHE}		([*] 2)+0	([*] 2)+50	([*] 2)+0	([*] 2)+50	ns
SCS deselect time	t _{CSDE}		([*] 3)-50	([*] 3)+50	([*] 3)-50	([*] 3)+50	ns
SCS $\uparrow \rightarrow$ SCK \downarrow setup time	t _{CSSE}	Slave mode	3t _{CYCP} +30	-	3t _{CYCP} +30	-	ns
SCK $\uparrow \rightarrow$ SCS \downarrow hold time	t _{CSHE}		0	-	0	-	ns
SCS deselect time	t _{CSDE}		3t _{CYCP} +30	-	3t _{CYCP} +30	-	ns
SCS $\uparrow \rightarrow$ SOT delay time	t _{DSE}		-	55	-	40	ns
SCS $\downarrow \rightarrow$ SOT delay time	t _{DEE}		0	-	0	-	ns

*1: CSSU bit value × serial chip select timing operating clock cycle.

*2: CSHD bit value × serial chip select timing operating clock cycle.

*3: CSDS bit value × serial chip select timing operating clock cycle.

Irrespective of CSDS bit setting, 5t_{CYCP} or more are required for the period the time when the serial chip select pin becomes inactive to the time when the serial chip select pin becomes active again.

Notes:

- t_{CYCP} indicates the APB bus clock cycle time.
For information about the APB bus number which Multi-function Serial is connected to, see "8. Block Diagram".
- For information About CSSU, CSHD, CSDS, serial chip select timing operating clock, see "FM0+ Family Peripheral Manual".
- These characteristics only guarantee the same relocate port number.
For example, the combination of SCK_{x_0} and SCS_{x_1} is not guaranteed.
- When the external load capacitance C_L=30 pF.

11.4.10 External Input Timing

($V_{CC} = 1.65\text{ V}$ to 3.6 V , $V_{SS} = 0\text{ V}$, $T_A = -40^\circ\text{C}$ to $+105^\circ\text{C}$)

Parameter	Symbol	Pin Name	Conditions	Value		Unit	Remarks
				Min	Max		
Input pulse width	t_{INH}, t_{INL}	ADTGx	-	$2 t_{CYCP}^{*1}$	-	ns	A/D converter trigger input
		INT00 to INT08, INT12, INT13, INT15, NMIX	*2	$2 t_{CYCP} + 100^{*1}$	-	ns	External interrupt, NMI
		WKUPx	*3	500	-	ns	
		WKUPx	*4	500	-	ns	Deep standby wake up


*1: t_{CYCP} represents the APB bus clock cycle time.

For the number of the APB bus to which the Multi-function Timer is connected and that of the APB bus to which the External Interrupt Controller is connected, see "8. Block Diagram".

*2: In Run mode and Sleep mode

*3: In Timer mode, RTC mode and Stop mode

*4: In Deep Standby RTC mode and Deep Standby Stop mode



11.4.11 I²C Timing / I²C Slave Timing
 $(V_{CC} = 1.65 \text{ V to } 3.6 \text{ V}, V_{SS} = 0 \text{ V}, T_A = -40^\circ\text{C to } +105^\circ\text{C})$

Parameter	Symbol	Conditions	Standard-Mode		Fast-Mode		Unit	Remarks
			Min	Max	Min	Max		
SCL(SI2CSCL) clock frequency	F_{SCL}	$C_L = 30 \text{ pF}, R = (V_p/I_{OL})^{*1}$	0	100	0	400	kHz	
(Repeated) Start condition hold time SDA(SI2CSDA) ↓ → SCL(SI2CSCL)	t_{HDSTA}		4.0	-	0.6	-	μs	
SCL(SI2CSCL) clock L width	t_{LOW}		4.7	-	1.3	-	μs	
SCL(SI2CSCL) clock H width	t_{HIGH}		4.0	-	0.6	-	μs	
(Repeated) Start setup time SCL(SI2CSCL) ↑ → SDA(SI2CSDA)	t_{SUSTA}		4.7	-	0.6	-	μs	
Data hold time SCL(SI2CSCL) ↓ → SDA(SI2CSDA)	t_{HDDAT}		0	3.45^{*2}	0	0.9^{*3}	μs	
Data setup time SDA(SI2CSDA) ↓ → SCL(SI2CSCL) ↑	t_{SUDAT}		250	-	100	-	ns	
Stop condition setup time SCL(SI2CSCL) ↑ → SDA(SI2CSDA) ↑	t_{SUSTO}		4.0	-	0.6	-	μs	
Bus free time between Stop condition and Start condition	t_{BUF}		4.7	-	1.3	-	μs	
Noise filter	t_{SP}	-	$\frac{2}{t_{CYCP}}^{*4}$	-	$\frac{2}{t_{CYCP}}^{*4}$	-	ns	except I ² C Slave

*1: R represents the pull-up resistance of the SCL and SDA lines, and C_L the load capacitance of the SCL and SDA lines. V_p represents the power supply voltage of the pull-up resistance, and I_{OL} the V_{OL} guaranteed current.

*2: The maximum t_{HDDAT} must satisfy at least the condition that the period during which the device is holding the SCL signal at L (t_{LOW}) does not extend.


*3: A Fast-mode I²C bus device can be used in a Standard-mode I²C bus system, provided that the condition of $t_{SUDAT} \geq 250$ ns is fulfilled.

*4: t_{CYCP} represents the APB bus clock cycle time.

For the number of the APB bus to which the I²C is connected, see "8. Block Diagram".

To use Standard-mode, set the APB bus clock at 2 MHz or more.


To use Fast-mode, set the APB bus clock at 8 MHz or more.



11.4.13 Smart Card Interface Characteristics
 $(V_{CC} = 1.65 \text{ V to } 3.6 \text{ V}, V_{SS} = 0 \text{ V}, T_A = -40^\circ\text{C to } +105^\circ\text{C})$

Parameter	Symbol	Pin Name	Conditions	Value		Unit	Remarks
				Min	Max		
Output rising time	t_R	ICx_VCC, ICx_RST, ICx_CLK, ICx_DATA	$C_L=30 \text{ pF}$	4	20	ns	
Output falling time	t_F			4	20	ns	
Output clock frequency	f_{CLK}			-	20	MHz	
Duty cycle	Δ			45%	55%		

- External pull-up resistor (20 kΩ to 50 kΩ) must be applied to ICx_CIN pin when it's used as smart card reader function.



(Equation 1) $t_s \geq (R_{AIN} + R_{EXT}) \times C_{AIN} \times 9$

t_s : Sampling time

R_{AIN} : Input resistance of A/D Converter = 2.2 k Ω with $2.7 \leq VCC \leq 3.6$

Input resistance of A/D Converter = 5.5 k Ω with $1.8 \leq VCC \leq 2.7$

Input resistance of A/D Converter = 10.5 k Ω with $1.65 \leq VCC \leq 1.8$

C_{AIN} : Input capacitance of A/D Converter = 7.5 pF with $1.65 \leq VCC \leq 3.6$

R_{EXT} : Output impedance of external circuit


(Equation 2) $t_c = t_{CCK} \times 14$

t_c : Compare time

t_{CCK} : Compare clock cycle

Definitions of 12-bit A/D Converter Terms

- Resolution: Analog variation that is recognized by an A/D converter.
- Integral Nonlinearity: Deviation of the line between the zero-transition point (0b000000000000 \longleftrightarrow 0b000000000001) and the full-scale transition point (0b111111111110 \longleftrightarrow 0b111111111111) from the actual conversion characteristics.
- Differential Nonlinearity: Deviation from the ideal value of the input voltage that is required to change the output code by 1 LSB.




11.6.2 Low-Voltage Detection Interrupt
 $(T_A = -40^\circ\text{C} \text{ to } +105^\circ\text{C})$

Parameter	Symbol	Conditions	Value			Unit	Remarks
			Min	Typ	Max		
Detected voltage	VDL	SVHI=00100	1.56	1.70	1.84	V	When voltage drops
Released voltage	VDH		1.61	1.75	1.89	V	When voltage rises
Detected voltage	VDL	SVHI=00101	1.61	1.75	1.89	V	When voltage drops
Released voltage	VDH		1.66	1.80	1.94	V	When voltage rises
Detected voltage	VDL	SVHI=00110	1.66	1.80	1.94	V	When voltage drops
Released voltage	VDH		1.70	1.85	2.00	V	When voltage rises
Detected voltage	VDL	SVHI=00111	1.70	1.85	2.00	V	When voltage drops
Released voltage	VDH		1.75	1.90	2.05	V	When voltage rises
Detected voltage	VDL	SVHI=01000	1.75	1.90	2.05	V	When voltage drops
Released voltage	VDH		1.79	1.95	2.11	V	When voltage rises
Detected voltage	VDL	SVHI=01001	1.79	1.95	2.11	V	When voltage drops
Released voltage	VDH		1.84	2.00	2.16	V	When voltage rises
Detected voltage	VDL	SVHI=01010	1.84	2.00	2.16	V	When voltage drops
Released voltage	VDH		1.89	2.05	2.21	V	When voltage rises
Detected voltage	VDL	SVHI=01011	1.89	2.05	2.21	V	When voltage drops
Released voltage	VDH		1.93	2.10	2.27	V	When voltage rises
Detected voltage	VDL	SVHI=01100	2.30	2.50	2.70	V	When voltage drops
Released voltage	VDH		2.39	2.60	2.81	V	When voltage rises
Detected voltage	VDL	SVHI=01101	2.39	2.60	2.81	V	When voltage drops
Released voltage	VDH		2.48	2.70	2.92	V	When voltage rises
Detected voltage	VDL	SVHI=01110	2.48	2.70	2.92	V	When voltage drops
Released voltage	VDH		2.58	2.80	3.02	V	When voltage rises
Detected voltage	VDL	SVHI=01111	2.58	2.80	3.02	V	When voltage drops
Released voltage	VDH		2.67	2.90	3.13	V	When voltage rises
Detected voltage	VDL	SVHI=10000	2.67	2.90	3.13	V	When voltage drops
Released voltage	VDH		2.76	3.00	3.24	V	When voltage rises
Detected voltage	VDL	SVHI=10001	2.76	3.00	3.24	V	When voltage drops
Released voltage	VDH		2.85	3.10	3.35	V	When voltage rises
Detected voltage	VDL	SVHI=10010	2.85	3.10	3.35	V	When voltage drops
Released voltage	VDH		2.94	3.20	3.46	V	When voltage rises
Detected voltage	VDL	SVHI=10011	2.94	3.20	3.46	V	When voltage drops
Released voltage	VDH		3.04	3.30	3.56	V	When voltage rises
LVD stabilization wait time	T _{LVDW}	-	-	-	$8160 \times t_{CYCP}^*$	μs	
LVD detection delay time	T _{LVDDL}	-	-	-	200	μs	

*: t_{CYCP} represents the APB1 bus clock cycle time.

48-pin plastic QFN



(LCC-48P-M74)


Lead pitch 0.50 mm

 Package width×
package length 7.00 mm × 7.00 mm

Sealing method Plastic mold


Mounting height 0.80 mm MAX

Weight 0.12 g

 48-pin plastic QFN
 (LCC-48P-M74)


© 2013 FUJITSU SEMICONDUCTOR LIMITED HMbC48-74Sc-1-1

 Dimensions in mm (inches).
 Note: The values in parentheses are reference values.

64-pin plastic QFN  (LCC-64P-M25)	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="padding: 5px;">Lead pitch</td><td style="padding: 5px;">0.50 mm</td></tr> <tr> <td style="padding: 5px;">Package width × package length</td><td style="padding: 5px;">9.00 mm × 9.00 mm</td></tr> <tr> <td style="padding: 5px;">Sealing method</td><td style="padding: 5px;">Plastic mold</td></tr> <tr> <td style="padding: 5px;">Mounting height</td><td style="padding: 5px;">0.80 mm MAX</td></tr> <tr> <td style="padding: 5px;">Weight</td><td style="padding: 5px;">0.21 g</td></tr> <tr> <td style="height: 40px;"></td><td></td></tr> <tr> <td style="height: 40px;"></td><td></td></tr> </table>	Lead pitch	0.50 mm	Package width × package length	9.00 mm × 9.00 mm	Sealing method	Plastic mold	Mounting height	0.80 mm MAX	Weight	0.21 g				
Lead pitch	0.50 mm														
Package width × package length	9.00 mm × 9.00 mm														
Sealing method	Plastic mold														
Mounting height	0.80 mm MAX														
Weight	0.21 g														

