

Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |   |
|----------------------------|---|
| Product Status             | Obsolete  |
| Core Processor             | M8C   |
| Core Size                  | 8-Bit   |
| Speed                      | 24MHz   |
| Connectivity               | I <sup>2</sup> C, SPI, UART/USART, USB  |
| Peripherals                | POR, PWM, WDT   |
| Number of I/O              | 56  |
| Program Memory Size        | 16KB (16K x 8)  |
| Program Memory Type        | FLASH   |
| EEPROM Size                | -   |
| RAM Size                   | 1K x 8  |
| Voltage - Supply (Vcc/Vdd) | 3V ~ 5.25V  |
| Data Converters            | A/D 48x14b; D/A 2x9b  |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 85°C (TA)   |
| Mounting Type              | Surface Mount   |
| Package / Case             | 100-VFBGA   |
| Supplier Device Package    | 100-VFBGA (6x6)   |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/infineon-technologies/cy8c24094-24bvxi">https://www.e-xfl.com/product-detail/infineon-technologies/cy8c24094-24bvxi</a> |

## 9.7 100-Pin Part Pinout (On-Chip Debug)

The 100-pin TQFP part is for the CY8C24094 OCD PSoc device.

**Note** This part is only used for in-circuit debugging. It is NOT available for production.

**Table 8. 100-Pin Part Pinout (TQFP<sup>[19]</sup>)**


| Pin No. | Digital | Analog | Name            | Description   | Pin No. | Digital | Analog | Name            | Description                                   |
|---------|---------|--------|-----------------|---|---------|---------|--------|-----------------|---|
| 1       |         |        | NC              | No connection. Pin must be left floating                            | 51      | I/O     | M      | P1[6]           |   |
| 2       |         |        | NC              | No connection. Pin must be left floating                            | 52      | I/O     | M      | P5[0]           |   |
| 3       | I/O     | I, M   | P0[1]           | Analog column mux input   | 53      | I/O     | M      | P5[2]           |   |
| 4       | I/O     | M      | P2[7]           |   | 54      | I/O     | M      | P5[4]           |   |
| 5       | I/O     | M      | P2[5]           |   | 55      | I/O     | M      | P5[6]           |   |
| 6       | I/O     | I, M   | P2[3]           | Direct switched capacitor block input                               | 56      | I/O     | M      | P3[0]           |   |
| 7       | I/O     | I, M   | P2[1]           | Direct switched capacitor block input                               | 57      | I/O     | M      | P3[2]           |   |
| 8       | I/O     | M      | P4[7]           |   | 58      | I/O     | M      | P3[4]           |   |
| 9       | I/O     | M      | P4[5]           |   | 59      | I/O     | M      | P3[6]           |   |
| 10      | I/O     | M      | P4[3]           |   | 60      |         |        | HCLK            | OCD high speed clock output                   |
| 11      | I/O     | M      | P4[1]           |   | 61      |         |        | CCLK            | OCD CPU clock output                          |
| 12      |         |        | OCDE            | OCD even data I/O   | 62      | Input   |        | XRES            | Active high pin reset with internal pull-down |
| 13      |         |        | OCDO            | OCD odd data output   | 63      | I/O     | M      | P4[0]           |   |
| 14      |         |        | NC              | No connection. Pin must be left floating                            | 64      | I/O     | M      | P4[2]           |   |
| 15      | Power   |        | V <sub>SS</sub> | Ground connection   | 65      | Power   |        | V <sub>SS</sub> | Ground connection                             |
| 16      | I/O     | M      | P3[7]           |   | 66      | I/O     | M      | P4[4]           |   |
| 17      | I/O     | M      | P3[5]           |   | 67      | I/O     | M      | P4[6]           |   |
| 18      | I/O     | M      | P3[3]           |   | 68      | I/O     | I, M   | P2[0]           | Direct switched capacitor block input         |
| 19      | I/O     | M      | P3[1]           |   | 69      | I/O     | I, M   | P2[2]           | Direct switched capacitor block input         |
| 20      | I/O     | M      | P5[7]           |   | 70      | I/O     |        | P2[4]           | External AGND input                           |
| 21      | I/O     | M      | P5[5]           |   | 71      |         |        | NC              | No connection. Pin must be left floating      |
| 22      | I/O     | M      | P5[3]           |   | 72      | I/O     |        | P2[6]           | External VREF input                           |
| 23      | I/O     | M      | P5[1]           |   | 73      |         |        | NC              | No connection. Pin must be left floating      |
| 24      | I/O     | M      | P1[7]           | I <sup>2</sup> C SCL  | 74      | I/O     | I      | P0[0]           | Analog column mux input                       |
| 25      |         |        | NC              | No connection. Pin must be left floating                            | 75      |         |        | NC              | No connection. Pin must be left floating      |
| 26      |         |        | NC              | No connection. Pin must be left floating                            | 76      |         |        | NC              | No connection. Pin must be left floating      |
| 27      |         |        | NC              | No connection. Pin must be left floating                            | 77      | I/O     | I, M   | P0[2]           | Analog column mux input and column output     |
| 28      | I/O     |        | P1[5]           | I <sup>2</sup> C SDA  | 78      |         |        | NC              | No connection. Pin must be left floating      |
| 29      | I/O     |        | P1[3]           |   | 79      | I/O     | I, M   | P0[4]           | Analog column mux input and column output     |
| 30      | I/O     |        | P1[1]           | Crystal (XTALin), I <sup>2</sup> C SCL, ISSP SCLK <sup>[20]</sup>   | 80      |         |        | NC              | No connection. Pin must be left floating      |
| 31      |         |        | NC              | No connection. Pin must be left floating                            | 81      | I/O     | I, M   | P0[6]           | Analog column mux input                       |
| 32      | Power   |        | V <sub>SS</sub> | Ground connection   | 82      | Power   |        | V <sub>DD</sub> | Supply voltage                                |
| 33      | USB     |        | D+              |   | 83      |         |        | NC              | No connection. Pin must be left floating      |
| 34      | USB     |        | D-              |   | 84      | Power   |        | V <sub>SS</sub> | Ground connection                             |
| 35      | Power   |        | V <sub>DD</sub> | Supply voltage  | 85      |         |        | NC              | No connection. Pin must be left floating      |
| 36      | I/O     |        | P7[7]           |   | 86      |         |        | NC              | No connection. Pin must be left floating      |
| 37      | I/O     |        | P7[6]           |   | 87      |         |        | NC              | No connection. Pin must be left floating      |
| 38      | I/O     |        | P7[5]           |   | 88      |         |        | NC              | No connection. Pin must be left floating      |
| 39      | I/O     |        | P7[4]           |   | 89      |         |        | NC              | No connection. Pin must be left floating      |
| 40      | I/O     |        | P7[3]           |   | 90      |         |        | NC              | No connection. Pin must be left floating      |
| 41      | I/O     |        | P7[2]           |   | 91      |         |        | NC              | No connection. Pin must be left floating      |
| 42      | I/O     |        | P7[1]           |   | 92      |         |        | NC              | No connection. Pin must be left floating      |
| 43      | I/O     |        | P7[0]           |   | 93      |         |        | NC              | No connection. Pin must be left floating      |
| 44      |         |        | NC              | No connection. Pin must be left floating                            | 94      |         |        | NC              | No connection. Pin must be left floating      |
| 45      |         |        | NC              | No connection. Pin must be left floating                            | 95      | I/O     | I, M   | P0[7]           | Analog column mux input                       |
| 46      |         |        | NC              | No connection. Pin must be left floating                            | 96      |         |        | NC              | No connection. Pin must be left floating      |
| 47      |         |        | NC              | No connection. Pin must be left floating                            | 97      | I/O     | I/O, M | P0[5]           | Analog column mux input and column output     |
| 48      | I/O     |        | P1[0]           | Crystal (XTALout), I <sup>2</sup> C SDA, ISSP SDATA <sup>[20]</sup> | 98      |         |        | NC              | No connection. Pin must be left floating      |
| 49      | I/O     |        | P1[2]           |   | 99      | I/O     | I/O, M | P0[3]           | Analog column mux input and column output     |
| 50      | I/O     |        | P1[4]           | Optional EXTCLK   | 100     |         |        | NC              | No connection. Pin must be left floating      |

**LEGEND** A = Analog, I = Input, O = Output, NC = No connection. Pin must be left floating, M = Analog Mux Input, OCD = On-Chip Debugger.

### Notes

19. All V<sub>SS</sub> pins should be brought out to one common GND plane.

20. These are the ISSP pins, which are not High Z at POR. See the [PSoc Technical Reference Manual](#) for details.

**Figure 10. CY8C24094 OCD (Not for Production)**


**10.4 Register Map Bank 1 Table: Configuration Space**

| Name    | Addr (1, Hex) | Access | Name      | Addr (1, Hex) | Access | Name     | Addr (1, Hex) | Access | Name      | Addr (1, Hex) | Access |
|---------|---------------|--------|-----------|---------------|--------|----------|---------------|--------|-----------|---------------|--------|
| PRT0DM0 | 00            | RW     | PMA0_WA   | 40            | RW     | ASC10CR0 | 80            | RW     | USB/O_CR2 | C0            | RW     |
| PRT0DM1 | 01            | RW     | PMA1_WA   | 41            | RW     | ASC10CR1 | 81            | RW     | USB_CR1   | C1            | #      |
| PRT0IC0 | 02            | RW     | PMA2_WA   | 42            | RW     | ASC10CR2 | 82            | RW     |           |               |        |
| PRT0IC1 | 03            | RW     | PMA3_WA   | 43            | RW     | ASC10CR3 | 83            | RW     |           |               |        |
| PRT1DM0 | 04            | RW     | PMA4_WA   | 44            | RW     | ASD11CR0 | 84            | RW     | EP1_CR0   | C4            | #      |
| PRT1DM1 | 05            | RW     | PMA5_WA   | 45            | RW     | ASD11CR1 | 85            | RW     | EP2_CR0   | C5            | #      |
| PRT1IC0 | 06            | RW     | PMA6_WA   | 46            | RW     | ASD11CR2 | 86            | RW     | EP3_CR0   | C6            | #      |
| PRT1IC1 | 07            | RW     | PMA7_WA   | 47            | RW     | ASD11CR3 | 87            | RW     | EP4_CR0   | C7            | #      |
| PRT2DM0 | 08            | RW     |           | 48            |        |          | 88            |        |           | C8            |        |
| PRT2DM1 | 09            | RW     |           | 49            |        |          | 89            |        |           | C9            |        |
| PRT2IC0 | 0A            | RW     |           | 4A            |        |          | 8A            |        |           | CA            |        |
| PRT2IC1 | 0B            | RW     |           | 4B            |        |          | 8B            |        |           | CB            |        |
| PRT3DM0 | 0C            | RW     |           | 4C            |        |          | 8C            |        |           | CC            |        |
| PRT3DM1 | 0D            | RW     |           | 4D            |        |          | 8D            |        |           | CD            |        |
| PRT3IC0 | 0E            | RW     |           | 4E            |        |          | 8E            |        |           | CE            |        |
| PRT3IC1 | 0F            | RW     |           | 4F            |        |          | 8F            |        |           | CF            |        |
| PRT4DM0 | 10            | RW     | PMA0_RA   | 50            | RW     |          | 90            |        | GDI_O_IN  | D0            | RW     |
| PRT4DM1 | 11            | RW     | PMA1_RA   | 51            | RW     | ASD20CR1 | 91            | RW     | GDI_E_IN  | D1            | RW     |
| PRT4IC0 | 12            | RW     | PMA2_RA   | 52            | RW     | ASD20CR2 | 92            | RW     | GDI_O_OU  | D2            | RW     |
| PRT4IC1 | 13            | RW     | PMA3_RA   | 53            | RW     | ASD20CR3 | 93            | RW     | GDI_E_OU  | D3            | RW     |
| PRT5DM0 | 14            | RW     | PMA4_RA   | 54            | RW     | ASC21CR0 | 94            | RW     |           | D4            |        |
| PRT5DM1 | 15            | RW     | PMA5_RA   | 55            | RW     | ASC21CR1 | 95            | RW     |           | D5            |        |
| PRT5IC0 | 16            | RW     | PMA6_RA   | 56            | RW     | ASC21CR2 | 96            | RW     |           | D6            |        |
| PRT5IC1 | 17            | RW     | PMA7_RA   | 57            | RW     | ASC21CR3 | 97            | RW     |           | D7            |        |
|         | 18            |        |           | 58            |        |          | 98            |        | MUX_CR0   | D8            | RW     |
|         | 19            |        |           | 59            |        |          | 99            |        | MUX_CR1   | D9            | RW     |
|         | 1A            |        |           | 5A            |        |          | 9A            |        | MUX_CR2   | DA            | RW     |
|         | 1B            |        |           | 5B            |        |          | 9B            |        | MUX_CR3   | DB            | RW     |
| PRT7DM0 | 1C            | RW     |           | 5C            |        |          | 9C            |        |           | DC            |        |
| PRT7DM1 | 1D            | RW     |           | 5D            |        |          | 9D            |        | OSC_GO_EN | DD            | RW     |
| PRT7IC0 | 1E            | RW     |           | 5E            |        |          | 9E            |        | OSC_CR4   | DE            | RW     |
| PRT7IC1 | 1F            | RW     |           | 5F            |        |          | 9F            |        | OSC_CR3   | DF            | RW     |
| DBB00FN | 20            | RW     | CLK_CR0   | 60            | RW     |          | A0            |        | OSC_CR0   | E0            | RW     |
| DBB00IN | 21            | RW     | CLK_CR1   | 61            | RW     |          | A1            |        | OSC_CR1   | E1            | RW     |
| DBB00OU | 22            | RW     | ABF_CR0   | 62            | RW     |          | A2            |        | OSC_CR2   | E2            | RW     |
|         | 23            |        | AMD_CR0   | 63            | RW     |          | A3            |        | VLT_CR    | E3            | RW     |
| DBB01FN | 24            | RW     | CMP_GO_EN | 64            | RW     |          | A4            |        | VLT_CMP   | E4            | R      |
| DBB01IN | 25            | RW     |           | 65            |        |          | A5            |        |           | E5            |        |
| DBB01OU | 26            | RW     | AMD_CR1   | 66            | RW     |          | A6            |        |           | E6            |        |
|         | 27            |        | ALT_CR0   | 67            | RW     |          | A7            |        |           | E7            |        |
| DCB02FN | 28            | RW     |           | 68            |        |          | A8            |        | IMO_TR    | E8            | W      |
| DCB02IN | 29            | RW     |           | 69            |        |          | A9            |        | ILO_TR    | E9            | W      |
| DCB02OU | 2A            | RW     |           | 6A            |        |          | AA            |        | BDG_TR    | EA            | RW     |
|         | 2B            |        |           | 6B            |        |          | AB            |        | ECO_TR    | EB            | W      |
| DCB03FN | 2C            | RW     | TMP_DR0   | 6C            | RW     |          | AC            |        | MUX_CR4   | EC            | RW     |
| DCB03IN | 2D            | RW     | TMP_DR1   | 6D            | RW     |          | AD            |        | MUX_CR5   | ED            | RW     |
| DCB03OU | 2E            | RW     | TMP_DR2   | 6E            | RW     |          | AE            |        |           | EE            |        |
|         | 2F            |        | TMP_DR3   | 6F            | RW     |          | AF            |        |           | EF            |        |
|         | 30            |        | ACB00CR3  | 70            | RW     | RDI0RI   | B0            | RW     |           | F0            |        |
|         | 31            |        | ACB00CR0  | 71            | RW     | RDI0SYN  | B1            | RW     |           | F1            |        |
|         | 32            |        | ACB00CR1  | 72            | RW     | RDI0IS   | B2            | RW     |           | F2            |        |
|         | 33            |        | ACB00CR2  | 73            | RW     | RDI0LT0  | B3            | RW     |           | F3            |        |
|         | 34            |        | ACB01CR3  | 74            | RW     | RDI0LT1  | B4            | RW     |           | F4            |        |
|         | 35            |        | ACB01CR0  | 75            | RW     | RDI0RO0  | B5            | RW     |           | F5            |        |
|         | 36            |        | ACB01CR1  | 76            | RW     | RDI0RO1  | B6            | RW     |           | F6            |        |
|         | 37            |        | ACB01CR2  | 77            | RW     |          | B7            |        | CPU_F     | F7            | RL     |
|         | 38            |        |           | 78            |        |          | B8            |        |           | F8            |        |
|         | 39            |        |           | 79            |        |          | B9            |        |           | F9            |        |
|         | 3A            |        |           | 7A            |        |          | BA            |        |           | FA            |        |
|         | 3B            |        |           | 7B            |        |          | BB            |        |           | FB            |        |
|         | 3C            |        |           | 7C            |        |          | BC            |        |           | FC            |        |
|         | 3D            |        |           | 7D            |        |          | BD            |        | DAC_CR    | FD            | RW     |
|         | 3E            |        |           | 7E            |        |          | BE            |        | CPU_SCR1  | FE            | #      |
|         | 3F            |        |           | 7F            |        |          | BF            |        | CPU_SCR0  | FF            | #      |

Blank fields are reserved and should not be accessed.

# Access is bit specific.

### 11.3.4 DC Operational Amplifier Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , or 3.0 V to 3.6 V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , respectively. Typical parameters are measured at 5 V and 3.3 V at  $25^{\circ}\text{C}$  and are for design guidance only.

The operational amplifier is a component of both the analog continuous time PSoC blocks and the analog switched capacitor PSoC blocks. The guaranteed specifications are measured in the analog continuous time PSoC block.

**Table 14. 5-V DC Operational Amplifier Specifications**

| Symbol                     | Description   | Min                   | Typ  | Max                   | Units                          | Notes   |
|----------------------------|---|-----------------------|------|-----------------------|--------------------------------|---|
| $V_{\text{OSOA}}$          | Input offset voltage (absolute value)                     | —                     | 1.6  | 10                    | mV                             |   |
|                            | Power = low, Opamp bias = high                            | —                     | 1.3  | 8                     | mV                             |   |
|                            | Power = medium, Opamp bias = high                         | —                     | 1.2  | 7.5                   | mV                             |   |
|                            | Power = high, Opamp bias = high                           | —                     | —    | —                     | —                              |   |
| $\text{TCV}_{\text{OSOA}}$ | Average input offset voltage drift                        | —                     | 7.0  | 35.0                  | $\mu\text{V}/^{\circ}\text{C}$ |   |
| $I_{\text{EBOA}}$          | Input leakage current (Port 0 analog pins)                | —                     | 20   | —                     | pA                             | Gross tested to 1 $\mu\text{A}$ .   |
| $C_{\text{INOA}}$          | Input capacitance (Port 0 analog pins)                    | —                     | 4.5  | 9.5                   | pF                             | Package and pin dependent. Temp = $25^{\circ}\text{C}$ .  |
| $V_{\text{CMOA}}$          | Common mode voltage range                                 | 0.0                   | —    | $V_{\text{DD}}$       | V                              | The common-mode input voltage range is measured through an analog output buffer. The specification includes the limitations imposed by the characteristics of the analog output buffer. |
|                            | Common mode voltage range (high power or high Opamp bias) | 0.5                   | —    | $V_{\text{DD}} - 0.5$ | V                              |   |
| $G_{\text{OLOA}}$          | Open loop gain  | —                     | —    | —                     | —                              |   |
|                            | Power = low, Opamp bias = high                            | 60                    | —    | —                     | dB                             |   |
|                            | Power = medium, Opamp bias = high                         | 60                    | —    | —                     | dB                             |   |
| $V_{\text{OHIGHOA}}$       | High output voltage swing (internal signals)              | —                     | —    | —                     | —                              |   |
|                            | Power = low, Opamp bias = high                            | $V_{\text{DD}} - 0.2$ | —    | —                     | V                              |   |
|                            | Power = medium, Opamp bias = high                         | $V_{\text{DD}} - 0.2$ | —    | —                     | V                              |   |
| $V_{\text{OLOWA}}$         | Low output voltage swing (internal signals)               | —                     | —    | —                     | —                              |   |
|                            | Power = low, Opamp bias = high                            | —                     | —    | 0.2                   | V                              |   |
|                            | Power = medium, Opamp bias = high                         | —                     | —    | 0.2                   | V                              |   |
| $I_{\text{SOA}}$           | Power = high, Opamp bias = high                           | —                     | —    | 0.5                   | V                              |   |
|                            | Supply current (including associated AGND buffer)         | —                     | —    | —                     | —                              |   |
|                            | Power = low, Opamp bias = low                             | —                     | 400  | 800                   | $\mu\text{A}$                  |   |
|                            | Power = low, Opamp bias = high                            | —                     | 500  | 900                   | $\mu\text{A}$                  |   |
|                            | Power = medium, Opamp bias = low                          | —                     | 800  | 1000                  | $\mu\text{A}$                  |   |
|                            | Power = medium, Opamp bias = high                         | —                     | 1200 | 1600                  | $\mu\text{A}$                  |   |
| $\text{PSRR}_{\text{OA}}$  | Power = high, Opamp bias = low                            | —                     | 2400 | 3200                  | $\mu\text{A}$                  |   |
|                            | Power = high, Opamp bias = high                           | —                     | 4600 | 6400                  | $\mu\text{A}$                  |   |
| $\text{PSRR}_{\text{OA}}$  | Supply voltage rejection ratio                            | 65                    | 80   | —                     | dB                             | $V_{\text{SS}} \leq V_{\text{IN}} \leq (V_{\text{DD}} - 2.25)$ or $(V_{\text{DD}} - 1.25 \text{ V}) \leq V_{\text{IN}} \leq V_{\text{DD}}$ .  |

**Table 15. 3.3-V DC Operational Amplifier Specifications**

| Symbol        | Description                                       | Min            | Typ  | Max            | Units             | Notes   |
|---------------|---|----------------|------|----------------|-------------------|---|
| $V_{OSOA}$    | Input offset voltage (absolute value)             | —              | 1.65 | 10             | mV                | Power = high, Opamp bias = high setting is not allowed for 3.3 V $V_{DD}$ operation   |
|               | Power = low, Opamp bias = high                    | —              | 1.32 | 8              | mV                |   |
|               | Power = medium, Opamp bias = high                 | —              | —    | —              | mV                |   |
|               | Power = high, Opamp bias = high                   | —              | —    | —              | mV                |   |
| $TCV_{OSOA}$  | Average input offset voltage drift                | —              | 7.0  | 35.0           | $\mu V/^{\circ}C$ |   |
| $I_{EBOA}$    | Input leakage current (port 0 analog pins)        | —              | 20   | —              | pA                | Gross tested to 1 $\mu A$ .   |
| $C_{INOA}$    | Input capacitance (port 0 analog pins)            | —              | 4.5  | 9.5            | pF                | Package and pin dependent. Temp = 25 $^{\circ}C$ .  |
| $V_{CMOA}$    | Common mode voltage range                         | 0.2            | —    | $V_{DD} - 0.2$ | V                 | The common-mode input voltage range is measured through an analog output buffer. The specification includes the limitations imposed by the characteristics of the analog output buffer. |
| $G_{OLOA}$    | Open loop gain                                    | 60             | —    | —              | dB                | Specification is applicable at Low opamp bias. For high opamp bias mode (except high power, High opamp bias), minimum is 60 dB.   |
|               | Power = low, Opamp bias = low                     | 60             | —    | —              | dB                |   |
|               | Power = medium, Opamp bias = low                  | 80             | —    | —              | dB                |   |
|               | Power = high, Opamp bias = low                    | 80             | —    | —              | dB                |   |
| $V_{OHIGHOA}$ | High output voltage swing (internal signals)      | $V_{DD} - 0.2$ | —    | —              | V                 | Power = high, Opamp bias = high setting is not allowed for 3.3 V $V_{DD}$ operation   |
|               | Power = low, Opamp bias = low                     | $V_{DD} - 0.2$ | —    | —              | V                 |   |
|               | Power = medium, Opamp bias = low                  | $V_{DD} - 0.2$ | —    | —              | V                 |   |
|               | Power = high, Opamp bias = low                    | $V_{DD} - 0.2$ | —    | —              | V                 |   |
| $V_{OLOWOA}$  | Low output voltage swing (internal signals)       | —              | —    | 0.2            | V                 | Power = high, Opamp bias = high setting is not allowed for 3.3 V $V_{DD}$ operation   |
|               | Power = low, Opamp bias = low                     | —              | —    | 0.2            | V                 |   |
|               | Power = medium, Opamp bias = low                  | —              | —    | 0.2            | V                 |   |
|               | Power = high, Opamp bias = low                    | —              | —    | 0.2            | V                 |   |
| $I_{SOA}$     | Supply current (including associated AGND buffer) | —              | 400  | 800            | $\mu A$           | Power = high, Opamp bias = high setting is not allowed for 3.3 V $V_{DD}$ operation   |
|               | Power = low, Opamp bias = low                     | —              | 500  | 900            | $\mu A$           |   |
|               | Power = low, Opamp bias = high                    | —              | 800  | 1000           | $\mu A$           |   |
|               | Power = medium, Opamp bias = low                  | —              | 1200 | 1600           | $\mu A$           |   |
|               | Power = medium, Opamp bias = high                 | —              | 2400 | 3200           | $\mu A$           |   |
|               | Power = high, Opamp bias = low                    | —              | —    | —              | $\mu A$           |   |
|               | Power = high, Opamp bias = high                   | —              | —    | —              | $\mu A$           |   |
| $PSRR_{OA}$   | Supply voltage rejection ratio                    | 65             | 80   | —              | dB                | $V_{SS} \leq V_{IN} \leq (V_{DD} - 2.25)$ or $(V_{DD} - 1.25 V) \leq V_{IN} \leq V_{DD}$  |

### 11.3.5 DC Low Power Comparator Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40^{\circ}C \leq T_A \leq 85^{\circ}C$  or 3.0 V to 3.6 V and  $-40^{\circ}C \leq T_A \leq 85^{\circ}C$ , respectively. Typical parameters are measured at 5 V at 25  $^{\circ}C$  and are for design guidance only.

**Table 16. DC Low Power Comparator Specifications**

| Symbol       | Description  | Min | Typ | Max          | Units   | Notes |
|--------------|--|-----|-----|--------------|---------|-------|
| $V_{REFLPC}$ | Low power comparator (LPC) reference voltage range | 0.2 | —   | $V_{DD} - 1$ | V       |       |
| $I_{SLPC}$   | LPC supply current                                 | —   | 10  | 40           | $\mu A$ |       |
| $V_{OSLPC}$  | LPC voltage offset                                 | —   | 2.5 | 30           | mV      |       |

### 11.3.7 DC Analog Reference Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , or 3.0 V to 3.6 V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , respectively. Typical parameters apply to 5 V and 3.3 V at  $25^{\circ}\text{C}$  and are for design guidance only.

The guaranteed specifications for RefHi and RefLo are measured through the Analog Continuous Time PSoC blocks. The power levels for RefHi and RefLo refer to the Analog Reference Control register. AGND is measured at P2[4] in AGND bypass mode. Each Analog Continuous Time PSoC block adds a maximum of 10mV additional offset error to guaranteed AGND specifications from the local AGND buffer. Reference control power can be set to medium or high unless otherwise noted.

**Note** Avoid using P2[4] for digital signaling when using an analog resource that depends on the Analog Reference. Some coupling of the digital signal may appear on the AGND.

**Table 19. 5-V DC Analog Reference Specifications**

| Reference<br>ARF_CR<br>[5:3] | Reference Power<br>Settings            | Symbol             | Reference | Description                        | Min                       | Typ                       | Max                       | Units |
|------------------------------|--|--------------------|-----------|------------------------------------|---------------------------|---------------------------|---------------------------|-------|
| 0b000                        | RefPower = high<br>Opamp bias = high   | $V_{\text{REFHI}}$ | Ref High  | $V_{\text{DD}}/2 + \text{Bandgap}$ | $V_{\text{DD}}/2 + 1.229$ | $V_{\text{DD}}/2 + 1.290$ | $V_{\text{DD}}/2 + 1.346$ | V     |
|                              |  | $V_{\text{AGND}}$  | AGND      | $V_{\text{DD}}/2$                  | $V_{\text{DD}}/2 - 0.038$ | $V_{\text{DD}}/2$         | $V_{\text{DD}}/2 + 0.040$ | V     |
|                              |  | $V_{\text{REFLO}}$ | Ref Low   | $V_{\text{DD}}/2 - \text{Bandgap}$ | $V_{\text{DD}}/2 - 1.356$ | $V_{\text{DD}}/2 - 1.295$ | $V_{\text{DD}}/2 - 1.218$ | V     |
|                              | RefPower = high<br>Opamp bias = low    | $V_{\text{REFHI}}$ | Ref High  | $V_{\text{DD}}/2 + \text{Bandgap}$ | $V_{\text{DD}}/2 + 1.220$ | $V_{\text{DD}}/2 + 1.292$ | $V_{\text{DD}}/2 + 1.348$ | V     |
|                              |  | $V_{\text{AGND}}$  | AGND      | $V_{\text{DD}}/2$                  | $V_{\text{DD}}/2 - 0.036$ | $V_{\text{DD}}/2$         | $V_{\text{DD}}/2 + 0.036$ | V     |
|                              |  | $V_{\text{REFLO}}$ | Ref Low   | $V_{\text{DD}}/2 - \text{Bandgap}$ | $V_{\text{DD}}/2 - 1.357$ | $V_{\text{DD}}/2 - 1.297$ | $V_{\text{DD}}/2 - 1.225$ | V     |
|                              | RefPower = medium<br>Opamp bias = high | $V_{\text{REFHI}}$ | Ref High  | $V_{\text{DD}}/2 + \text{Bandgap}$ | $V_{\text{DD}}/2 + 1.221$ | $V_{\text{DD}}/2 + 1.293$ | $V_{\text{DD}}/2 + 1.351$ | V     |
|                              |  | $V_{\text{AGND}}$  | AGND      | $V_{\text{DD}}/2$                  | $V_{\text{DD}}/2 - 0.036$ | $V_{\text{DD}}/2$         | $V_{\text{DD}}/2 + 0.036$ | V     |
|                              |  | $V_{\text{REFLO}}$ | Ref Low   | $V_{\text{DD}}/2 - \text{Bandgap}$ | $V_{\text{DD}}/2 - 1.357$ | $V_{\text{DD}}/2 - 1.298$ | $V_{\text{DD}}/2 - 1.228$ | V     |
|                              | RefPower = medium<br>Opamp bias = low  | $V_{\text{REFHI}}$ | Ref High  | $V_{\text{DD}}/2 + \text{Bandgap}$ | $V_{\text{DD}}/2 + 1.219$ | $V_{\text{DD}}/2 + 1.293$ | $V_{\text{DD}}/2 + 1.353$ | V     |
|                              |  | $V_{\text{AGND}}$  | AGND      | $V_{\text{DD}}/2$                  | $V_{\text{DD}}/2 - 0.037$ | $V_{\text{DD}}/2 - 0.001$ | $V_{\text{DD}}/2 + 0.036$ | V     |
|                              |  | $V_{\text{REFLO}}$ | Ref Low   | $V_{\text{DD}}/2 - \text{Bandgap}$ | $V_{\text{DD}}/2 - 1.359$ | $V_{\text{DD}}/2 - 1.299$ | $V_{\text{DD}}/2 - 1.229$ | V     |

**Table 19. 5-V DC Analog Reference Specifications** (continued)

| Reference<br>ARF_CR<br>[5:3] | Reference Power<br>Settings            | Symbol             | Reference | Description                            | Min           | Typ           | Max           | Units |
|------------------------------|--|--------------------|-----------|--|---------------|---------------|---------------|-------|
| 0b011                        | RefPower = high<br>Opamp bias = high   | V <sub>REFHI</sub> | Ref High  | 3 × Bandgap                            | 3.760         | 3.884         | 4.006         | V     |
|                              |  | V <sub>AGND</sub>  | AGND      | 2 × Bandgap                            | 2.522         | 2.593         | 2.669         | V     |
|                              |  | V <sub>REFLO</sub> | Ref Low   | Bandgap                                | 1.252         | 1.299         | 1.342         | V     |
|                              | RefPower = high<br>Opamp bias = low    | V <sub>REFHI</sub> | Ref High  | 3 × Bandgap                            | 3.766         | 3.887         | 4.010         | V     |
|                              |  | V <sub>AGND</sub>  | AGND      | 2 × Bandgap                            | 2.523         | 2.594         | 2.670         | V     |
|                              |  | V <sub>REFLO</sub> | Ref Low   | Bandgap                                | 1.252         | 1.297         | 1.342         | V     |
|                              | RefPower = medium<br>Opamp bias = high | V <sub>REFHI</sub> | Ref High  | 3 × Bandgap                            | 3.769         | 3.888         | 4.013         | V     |
|                              |  | V <sub>AGND</sub>  | AGND      | 2 × Bandgap                            | 2.523         | 2.594         | 2.671         | V     |
|                              |  | V <sub>REFLO</sub> | Ref Low   | Bandgap                                | 1.251         | 1.296         | 1.343         | V     |
| 0b100                        | RefPower = high<br>Opamp bias = high   | V <sub>REFHI</sub> | Ref High  | 2 × Bandgap + P2[6]<br>(P2[6] = 1.3 V) | 2.483 + P2[6] | 2.582 + P2[6] | 2.674 + P2[6] | V     |
|                              |  | V <sub>AGND</sub>  | AGND      | 2 × Bandgap                            | 2.522         | 2.593         | 2.669         | V     |
|                              |  | V <sub>REFLO</sub> | Ref Low   | 2 × Bandgap – P2[6]<br>(P2[6] = 1.3 V) | 2.524 – P2[6] | 2.600 – P2[6] | 2.676 – P2[6] | V     |
|                              | RefPower = high<br>Opamp bias = low    | V <sub>REFHI</sub> | Ref High  | 2 × Bandgap + P2[6]<br>(P2[6] = 1.3 V) | 2.490 + P2[6] | 2.586 + P2[6] | 2.679 + P2[6] | V     |
|                              |  | V <sub>AGND</sub>  | AGND      | 2 × Bandgap                            | 2.523         | 2.594         | 2.669         | V     |
|                              |  | V <sub>REFLO</sub> | Ref Low   | 2 × Bandgap – P2[6]<br>(P2[6] = 1.3 V) | 2.523 – P2[6] | 2.598 – P2[6] | 2.675 – P2[6] | V     |
|                              | RefPower = medium<br>Opamp bias = high | V <sub>REFHI</sub> | Ref High  | 2 × Bandgap + P2[6]<br>(P2[6] = 1.3 V) | 2.493 + P2[6] | 2.588 + P2[6] | 2.682 + P2[6] | V     |
|                              |  | V <sub>AGND</sub>  | AGND      | 2 × Bandgap                            | 2.523         | 2.594         | 2.670         | V     |
|                              |  | V <sub>REFLO</sub> | Ref Low   | 2 × Bandgap – P2[6]<br>(P2[6] = 1.3 V) | 2.523 – P2[6] | 2.597 – P2[6] | 2.675 – P2[6] | V     |
|                              | RefPower = medium<br>Opamp bias = low  | V <sub>REFHI</sub> | Ref High  | 2 × Bandgap + P2[6]<br>(P2[6] = 1.3 V) | 2.494 + P2[6] | 2.589 + P2[6] | 2.685 + P2[6] | V     |
|                              |  | V <sub>AGND</sub>  | AGND      | 2 × Bandgap                            | 2.523         | 2.595         | 2.671         | V     |
|                              |  | V <sub>REFLO</sub> | Ref Low   | 2 × Bandgap – P2[6]<br>(P2[6] = 1.3 V) | 2.522 – P2[6] | 2.596 – P2[6] | 2.676 – P2[6] | V     |



**Table 20. 3.3-V DC Analog Reference Specifications** *(continued)*

| Reference ARF_CR [5:3] | Reference Power Settings                      | Symbol             | Reference | Description     | Min             | Typ                     | Max                     | Units |
|------------------------|---|--------------------|-----------|-----------------|-----------------|-------------------------|-------------------------|-------|
| 0b110                  | RefPower = high<br>Opamp bias = high          | V <sub>REFHI</sub> | Ref High  | 2 × Bandgap     | 2.510           | 2.595                   | 2.655                   | V     |
|                        |   | V <sub>AGND</sub>  | AGND      | Bandgap         | 1.276           | 1.301                   | 1.332                   | V     |
|                        |   | V <sub>REFLO</sub> | Ref Low   | V <sub>SS</sub> | V <sub>SS</sub> | V <sub>SS</sub> + 0.006 | V <sub>SS</sub> + 0.031 | V     |
|                        | RefPower = high<br>Opamp bias = low           | V <sub>REFHI</sub> | Ref High  | 2 × Bandgap     | 2.513           | 2.594                   | 2.656                   | V     |
|                        |   | V <sub>AGND</sub>  | AGND      | Bandgap         | 1.275           | 1.301                   | 1.331                   | V     |
|                        |   | V <sub>REFLO</sub> | Ref Low   | V <sub>SS</sub> | V <sub>SS</sub> | V <sub>SS</sub> + 0.004 | V <sub>SS</sub> + 0.021 | V     |
|                        | RefPower = medium<br>Opamp bias = high        | V <sub>REFHI</sub> | Ref High  | 2 × Bandgap     | 2.516           | 2.595                   | 2.657                   | V     |
|                        |   | V <sub>AGND</sub>  | AGND      | Bandgap         | 1.275           | 1.301                   | 1.331                   | V     |
|                        |   | V <sub>REFLO</sub> | Ref Low   | V <sub>SS</sub> | V <sub>SS</sub> | V <sub>SS</sub> + 0.003 | V <sub>SS</sub> + 0.017 | V     |
|                        | RefPower = medium<br>Opamp bias = low         | V <sub>REFHI</sub> | Ref High  | 2 × Bandgap     | 2.520           | 2.595                   | 2.658                   | V     |
|                        |   | V <sub>AGND</sub>  | AGND      | Bandgap         | 1.275           | 1.300                   | 1.331                   | V     |
|                        |   | V <sub>REFLO</sub> | Ref Low   | V <sub>SS</sub> | V <sub>SS</sub> | V <sub>SS</sub> + 0.002 | V <sub>SS</sub> + 0.015 | V     |
| 0b111                  | All power settings.<br>Not allowed for 3.3 V. | —                  | —         | —               | —               | —                       | —                       | —     |

### 11.3.8 DC Analog PSoC Block Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , or 3.0 V to 3.6 V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , respectively. Typical parameters are measured at 5 V and 3.3 V at 25 °C and are for design guidance only.

**Table 21. DC Analog PSoC Block Specifications**

| Symbol          | Description                               | Min | Typ  | Max | Units | Notes |
|-----------------|---|-----|------|-----|-------|-------|
| R <sub>CT</sub> | Resistor unit value (continuous time)     | —   | 12.2 | —   | kΩ    |       |
| C <sub>SC</sub> | Capacitor unit value (switched capacitor) | —   | 80   | —   | fF    |       |

### 11.3.9 DC POR and LVD Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , or 3.0 V to 3.6 V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , respectively. Typical parameters are measured at 5 V or 3.3 V at 25 °C and are for design guidance only.

#### 11.4.8 AC Analog Output Buffer Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , or 3.0 V to 3.6 V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , respectively. Typical parameters are measured at 5 V and 3.3 V at  $25^{\circ}\text{C}$  and are for design guidance only.

**Table 33. 5-V AC Analog Output Buffer Specifications**

| Symbol                    | Description  | Min          | Typ    | Max        | Units                                | Notes |
|---------------------------|--|--------------|--------|------------|--------------------------------------|-------|
| $t_{\text{ROB}}$          | Rising settling time to 0.1%, 1 V Step, 100 pF load                | –            | –      | 2.5        | $\mu\text{s}$                        |       |
|                           | Power = low<br>Power = high  | –<br>–       | –<br>– | 2.5<br>2.5 | $\mu\text{s}$<br>$\mu\text{s}$       |       |
| $t_{\text{SOB}}$          | Falling settling time to 0.1%, 1 V Step, 100 pF load               | –            | –      | 2.2        | $\mu\text{s}$                        |       |
|                           | Power = low<br>Power = high  | –<br>–       | –<br>– | 2.2<br>2.2 | $\mu\text{s}$<br>$\mu\text{s}$       |       |
| $\text{SR}_{\text{ROB}}$  | Rising slew rate (20% to 80%), 1 V Step, 100 pF load               | 0.65         | –      | –          | V/ $\mu\text{s}$                     |       |
|                           | Power = low<br>Power = high  | 0.65<br>0.65 | –<br>– | –<br>–     | V/ $\mu\text{s}$<br>V/ $\mu\text{s}$ |       |
| $\text{SR}_{\text{FOB}}$  | Falling slew rate (80% to 20%), 1 V Step, 100 pF load              | 0.65         | –      | –          | V/ $\mu\text{s}$                     |       |
|                           | Power = low<br>Power = high  | 0.65<br>0.65 | –<br>– | –<br>–     | V/ $\mu\text{s}$<br>V/ $\mu\text{s}$ |       |
| $\text{BW}_{\text{OBSS}}$ | Small signal bandwidth, 20 mV <sub>pp</sub> , 3 dB BW, 100 pF load | 0.8          | –      | –          | MHz                                  |       |
|                           | Power = low<br>Power = high  | 0.8<br>0.8   | –<br>– | –<br>–     | MHz<br>MHz                           |       |
| $\text{BW}_{\text{OBSL}}$ | Large signal bandwidth, 1 V <sub>pp</sub> , 3 dB BW, 100 pF load   | 300          | –      | –          | kHz                                  |       |
|                           | Power = low<br>Power = high  | 300<br>300   | –<br>– | –<br>–     | kHz<br>kHz                           |       |

**Table 34. 3.3-V AC Analog Output Buffer Specifications**

| Symbol                    | Description   | Min        | Typ    | Max        | Units                                | Notes |
|---------------------------|---|------------|--------|------------|--------------------------------------|-------|
| $t_{\text{ROB}}$          | Rising settling time to 0.1%, 1 V Step, 100 pF load               | –          | –      | 3.8        | $\mu\text{s}$                        |       |
|                           | Power = low<br>Power = high                                       | –<br>–     | –<br>– | 3.8<br>3.8 | $\mu\text{s}$<br>$\mu\text{s}$       |       |
| $t_{\text{SOB}}$          | Falling settling time to 0.1%, 1 V Step, 100 pF load              | –          | –      | 2.6        | $\mu\text{s}$                        |       |
|                           | Power = low<br>Power = high                                       | –<br>–     | –<br>– | 2.6<br>2.6 | $\mu\text{s}$<br>$\mu\text{s}$       |       |
| $\text{SR}_{\text{ROB}}$  | Rising slew rate (20% to 80%), 1 V Step, 100 pF load              | 0.5        | –      | –          | V/ $\mu\text{s}$                     |       |
|                           | Power = low<br>Power = high                                       | 0.5<br>0.5 | –<br>– | –<br>–     | V/ $\mu\text{s}$<br>V/ $\mu\text{s}$ |       |
| $\text{SR}_{\text{FOB}}$  | Falling slew rate (80% to 20%), 1 V Step, 100 pF load             | 0.5        | –      | –          | V/ $\mu\text{s}$                     |       |
|                           | Power = low<br>Power = high                                       | 0.5<br>0.5 | –<br>– | –<br>–     | V/ $\mu\text{s}$<br>V/ $\mu\text{s}$ |       |
| $\text{BW}_{\text{OBSS}}$ | Small signal bandwidth, 20 mV <sub>pp</sub> , 3dB BW, 100 pF load | 0.7        | –      | –          | MHz                                  |       |
|                           | Power = low<br>Power = high                                       | 0.7<br>0.7 | –<br>– | –<br>–     | MHz<br>MHz                           |       |
| $\text{BW}_{\text{OBSL}}$ | Large signal bandwidth, 1 V <sub>pp</sub> , 3dB BW, 100 pF load   | 200        | –      | –          | kHz                                  |       |
|                           | Power = low<br>Power = high                                       | 200<br>200 | –<br>– | –<br>–     | kHz<br>kHz                           |       |


#### 11.4.10 AC I<sup>2</sup>C Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , or 3.0 V to 3.6 V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , respectively. Typical parameters are measured at 5 V and 3.3 V at 25  $^{\circ}\text{C}$  and are for design guidance only.

**Table 36. AC Characteristics of the I<sup>2</sup>C SDA and SCL Pins for V<sub>DD</sub>**

| Symbol                 | Description   | Standard Mode |     | Fast Mode           |     | Units | Notes |
|------------------------|---|---------------|-----|---------------------|-----|-------|-------|
|                        |   | Min           | Max | Min                 | Max |       |       |
| F <sub>SCL I2C</sub>   | SCL clock frequency   | 0             | 100 | 0                   | 400 | kHz   |       |
| t <sub>HDSTA I2C</sub> | Hold time (repeated) start condition. After this period, the first clock pulse is generated | 4.0           | –   | 0.6                 | –   | μs    |       |
| t <sub>LOW I2C</sub>   | Low period of the SCL clock   | 4.7           | –   | 1.3                 | –   | μs    |       |
| t <sub>HIGH I2C</sub>  | High period of the SCL clock  | 4.0           | –   | 0.6                 | –   | μs    |       |
| t <sub>SUSTA I2C</sub> | Setup time for a repeated start condition   | 4.7           | –   | 0.6                 | –   | μs    |       |
| t <sub>HDDAT I2C</sub> | Data hold time  | 0             | –   | 0                   | –   | μs    |       |
| t <sub>SUDAT I2C</sub> | Data setup time   | 250           | –   | 100 <sup>[35]</sup> | –   | ns    |       |
| t <sub>SUSTO I2C</sub> | Setup time for stop condition   | 4.0           | –   | 0.6                 | –   | μs    |       |
| t <sub>BUFI I2C</sub>  | Bus free time between a stop and start condition  | 4.7           | –   | 1.3                 | –   | μs    |       |
| t <sub>SPI I2C</sub>   | Pulse width of spikes suppressed by the input filter  | –             | –   | 0                   | 50  | ns    |       |

**Figure 15. Definition for Timing for Fast/Standard Mode on the I<sup>2</sup>C Bus**



**Note**

35. A fast-mode I<sup>2</sup>C-bus device can be used in a standard-mode I<sup>2</sup>C-bus system, but the requirement  $t_{\text{SU, DAT}} \geq 250$  ns it must meet. This automatically is the case if the device does not stretch the LOW period of the SCL signal. If the device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line  $t_{\text{rmax}} + t_{\text{SU, DAT}} = 1000 + 250 = 1250$  ns (according to the Standard-Mode I<sup>2</sup>C-bus specification) before the SCL line is released.

## 11.5 Thermal Impedance

**Table 37. Thermal Impedances per Package**

| Package                    | Typical $\theta_{JA}$ <sup>[36]</sup> |
|----------------------------|---------------------------------------|
| 56-Pin QFN <sup>[37]</sup> | 12.93 °C/W                            |
| 68-Pin QFN <sup>[37]</sup> | 13.05 °C/W                            |
| 100-Ball VFBGA             | 65 °C/W                               |
| 100-Pin TQFP               | 51 °C/W                               |

## 11.6 Solder Reflow Peak Specifications

Table 38 shows the solder reflow temperature limits that must not be exceeded.


**Table 38. Solder Reflow Specifications**


| Package        | Maximum Peak Temperature ( $T_C$ ) | Maximum Time above $T_C - 5$ °C |
|----------------|------------------------------------|---------------------------------|
| 56-Pin QFN     | 260 °C                             | 30 seconds                      |
| 68-Pin QFN     | 260 °C                             | 30 seconds                      |
| 100-Ball VFBGA | 260 °C                             | 30 seconds                      |
| 100-Pin TQFP   | 260 °C                             | 30 seconds                      |

### Notes

36.  $T_J = T_A + \text{POWER} \times \theta_{JA}$


37. To achieve the thermal impedance specified for the QFN package, see the *Application Notes for Surface Mount Assembly of Amkor's MicroLeadFrame (MLF) Packages* available at <http://www.amkor.com>.


**Figure 17. 56-pin QFN ( $8 \times 8 \times 1.0$  mm) LF56A/LY56A  $4.5 \times 5.21$  E-Pad (Subcon Punch Type Pkg.) Package Outline, 001-12921**

**NOTES:**

1.  HATCH AREA IS SOLDERABLE EXPOSED METAL.
2. REFERENCE JEDEC#: MO-220
3. PACKAGE WEIGHT: 0.162g
4. ALL DIMENSIONS ARE IN MM [MIN/MAX]
5. PACKAGE CODE

| PART # | DESCRIPTION |
|--------|-------------|
| LF56A  | STANDARD    |
| LY56A  | PB-FREE     |


001-12921 \*C

**Figure 18. 56-pin QFN ( $8 \times 8 \times 1.0$  mm) LT56B  $4.5 \times 5.2$  E-Pad (Sawn) Package Outline, 001-53450**

**NOTES:**

1.  HATCH AREA IS SOLDERABLE EXPOSED METAL.
2. REFERENCE JEDEC#: MO-220
3. PACKAGE WEIGHT: 162 ± 16 mg
4. ALL DIMENSIONS ARE IN MILLIMETERS


001-53450 \*D

**Figure 20. 100-ball VFBGA (6 × 6 × 1.0 mm) BZ100 Package Outline, 51-85209**





REFERENCE JEDEC MO-195C  
PKG. WEIGHT: TBD (NEW PKG.)

51-85209 \*F

**Figure 21. 100-pin TQFP (14 × 14 × 1.4 mm) A100SA Package Outline, 51-85048**

**NOTE:**

1. JEDEC STD REF MS-026
2. BODY LENGTH DIMENSION DOES NOT INCLUDE MOLD PROTRUSION/END FLASH  
MOLD PROTRUSION/END FLASH SHALL NOT EXCEED 0.0098 in (0.25 mm) PER SIDE  
BODY LENGTH DIMENSIONS ARE MAX PLASTIC BODY SIZE INCLUDING MOLD MISMATCH
3. DIMENSIONS IN MILLIMETERS


**NOTE: PKG. CAN HAVE**


51-85048 \*J

**Important Note**

- For information on the preferred dimensions for mounting QFN packages, see the Application Note, *Application Notes for Surface Mount Assembly of Amkor's MicroLeadFrame (MLF) Packages* available at <http://www.amkor.com>.
- Pinned vias for thermal conduction are not required for the low power PSoC device.

## 17. Glossary *(continued)*

|                             |   |
|-----------------------------|---|
| modulator                   | A device that imposes a signal on a carrier.  |
| noise                       | <ol style="list-style-type: none"> <li>1. A disturbance that affects a signal and that may distort the information carried by the signal.</li> <li>2. The random variations of one or more characteristics of any entity such as voltage, current, or data.</li> </ol>  |
| oscillator                  | A circuit that may be crystal controlled and is used to generate a clock frequency.   |
| parity                      | A technique for testing transmitting data. Typically, a binary digit is added to the data to make the sum of all the digits of the binary data either always even (even parity) or always odd (odd parity).   |
| phase-locked loop (PLL)     | An electronic circuit that controls an <b>oscillator</b> so that it maintains a constant phase angle relative to a reference signal.  |
| pinouts                     | The pin number assignment: the relation between the logical inputs and outputs of the PSoC device and their physical counterparts in the printed circuit board (PCB) package. Pinouts involve pin numbers as a link between schematic and PCB design (both being computer generated files) and may also involve pin names.                          |
| port                        | A group of pins, usually eight.   |
| power on reset (POR)        | A circuit that forces the PSoC device to reset when the voltage is lower than a pre-set level. This is one type of hardware reset.  |
| PSoC®                       | Cypress Semiconductor's PSoC® is a registered trademark and Programmable System-on-Chip™ is a trademark of Cypress.   |
| PSoC Designer™              | The software for Cypress' Programmable System-on-Chip technology.   |
| pulse width modulator (PWM) | An output in the form of duty cycle which varies as a function of the applied measurand   |
| RAM                         | An acronym for random access memory. A data-storage device from which data can be read out and new data can be written in.  |
| register                    | A storage device with a specific capacity, such as a bit or byte.   |
| reset                       | A means of bringing a system back to a know state. See hardware reset and software reset.   |
| ROM                         | An acronym for read only memory. A data-storage device from which data can be read out, but new data cannot be written in.  |
| serial                      | <ol style="list-style-type: none"> <li>1. Pertaining to a process in which all events occur one after the other.</li> <li>2. Pertaining to the sequential or consecutive occurrence of two or more related activities in a single device or channel.</li> </ol>   |
| settling time               | The time it takes for an output signal or value to stabilize after the input has changed from one value to another.   |
| shift register              | A memory storage device that sequentially shifts a word either left or right to output a stream of serial data.   |
| slave device                | A device that allows another device to control the timing for data exchanges between two devices. Or when devices are cascaded in width, the slave device is the one that allows another device to control the timing of data exchanges between the cascaded devices and an external interface. The controlling device is called the master device. |



## 17. Glossary *(continued)*

|                 |   |
|-----------------|---|
| SRAM            | An acronym for static random access memory. A memory device allowing users to store and retrieve data at a high rate of speed. The term static is used because, after a value has been loaded into an SRAM cell, it remains unchanged until it is explicitly altered or until power is removed from the device. |
| SROM            | An acronym for supervisory read only memory. The SROM holds code that is used to boot the device, calibrate circuitry, and perform Flash operations. The functions of the SROM may be accessed in normal user code, operating from Flash.   |
| stop bit        | A signal following a character or block that prepares the receiving device to receive the next character or block.  |
| synchronous     | <ol style="list-style-type: none"> <li>1. A signal whose data is not acknowledged or acted upon until the next active edge of a clock signal.</li> <li>2. A system whose operation is synchronized by a clock signal.</li> </ol>  |
| tristate        | A function whose output can adopt three states: 0, 1, and Z (high-impedance). The function does not drive any value in the Z state and, in many respects, may be considered to be disconnected from the rest of the circuit, allowing another output to drive the same net.                                     |
| UART            | A UART or universal asynchronous receiver-transmitter translates between parallel bits of data and serial bits.   |
| user modules    | Pre-build, pre-tested hardware/firmware peripheral functions that take care of managing and configuring the lower level Analog and Digital PSoC Blocks. User Modules also provide high level <b>API (Application Programming Interface)</b> for the peripheral function.  |
| user space      | The bank 0 space of the register map. The registers in this bank are more likely to be modified during normal program execution and not just during initialization. Registers in bank 1 are most likely to be modified only during the initialization phase of the program.                                     |
| V <sub>DD</sub> | A name for a power net meaning "voltage drain." The most positive power supply signal. Usually 5 V or 3.3 V.  |
| V <sub>SS</sub> | A name for a power net meaning "voltage source." The most negative power supply signal.   |
| watchdog timer  | A timer that must be serviced periodically. If it is not serviced, the CPU resets after a specified period of time.   |

### 3. PMA Index Register fails to auto-increment with CPU\_Clock set to SysClk/1 (24 MHz).

#### ■ PROBLEM DEFINITION

When the device is operating at 4.75 to 5.25 V and the CPU\_Clock is set to SysClk/1 (24 MHz), the USB PMA Index Register may fail to increment automatically when used in an OUT endpoint configuration at Full-Speed. When the application program attempts to use the bReadOutEP() function the first byte in the PMA buffer is always returned.

#### ■ TRIGGER CONDITION(S)

An internal flip-flop hold problem associated with Index Register increment function. All reads of the associated RAM originate from the first byte. The hold problem has no impact on other circuits or functions within the device.

#### ■ WORKAROUND

To make certain that the index register properly increments, set the CPU\_Clock to SysClk/2 (12 MHz) during the read of the PMA buffer. An example for the clock adjustment method is listed below.

PSoC Designer™ 4.3 User Module workaround: PSoC Designer Release 4.3 and subsequent releases includes a revised full-speed USB User Module with the revised firmware work-around included (see example below).

```
;;
;; 24 MHz read PMA workaround
;;
M8C_SetBank1
mov A, reg[OSC_CR0]
push A
and A, 0xf8 ;clear the clock bits (briefly chg the cpu_clk to 3 MHz)
or A, 0x02 ;will set clk to 12Mhz

mov reg[OSC_CR0],A ;clk is now set at 12 MHz
M8C_SetBank0
.loop:
  mov A, reg[PMA0_DR] ; Get the data from the PMA space
  mov [X], A ; save it in data array
  inc X ; increment the pointer
  dec [USB_APITemp+1] ; decrement the counter
  jnz .loop ; wait for count to zero out
;;
;; 24MHz read PMA workaround (back to previous clock speed)
;;
pop A ;recover previous reg[OSC_CR0] value
M8C_SetBank1
mov reg[OSC_CR0],A ;clk is now set at previous value
M8C_SetBank0
;;
;; end 24Mhz read PMA workaround
```

## 19. Document History Page

| Document Title: CY8C24094/CY8C24794/CY8C24894/CY8C24994, PSoC® Programmable System-on-Chip™<br>Document Number: 38-12018 |         |                 |                 |  |
|--|---------|-----------------|-----------------|--|
| Revision   | ECN     | Orig. of Change | Submission Date | Description of Change  |
| **   | 133189  | NWJ             | 01/27/2004      | New silicon and new document – Advance datasheet.  |
| *A   | 251672  | SFV             | See ECN         | First Preliminary datasheet. Changed title to encompass only the CY8C24794 because the CY8C24494 and CY8C24694 are not being offered by Cypress.   |
| *B   | 289742  | HMT             | See ECN         | Add standard DS items from SFV memo. Add Analog Input Mux on pinouts. 2 MACs. Change 512 bytes of SRAM to 1 K. Add dimension key to package. Remove HAPI. Update diagrams, registers and specs.  |
| *C   | 335236  | HMT             | See ECN         | Add CY logo. Update CY copyright. Update new CY.com URLs. Re-add ISSP programming pinout notation. Add Reflow Temp. table. Update features (MAC, Oscillator, and voltage range), registers (INT_CLR2/MSK2, second MAC), and specs. (Rext, IMO, analog output buffer...).   |
| *D   | 344318  | HMT             | See ECN         | Add new color and logo. Expand analog arch. diagram. Fix I/O #. Update Electrical Specifications.  |
| *E   | 346774  | HMT             | See ECN         | Add USB temperature specifications. Make datasheet Final.  |
| *F   | 349566  | HMT             | See ECN         | Remove USB logo. Add URL to preferred dimensions for mounting MLF packages.  |
| *G   | 393164  | HMT             | See ECN         | Add new device, CY8C24894 56-pin MLF with XRES pin. Add Fimousb3v char. to specs. Upgrade to CY Perform logo and update corporate address and copyright.   |
| *H   | 469243  | HMT             | See ECN         | Add ISSP note to pinout tables. Update typical and recommended Storage Temperature per industrial specs. Update Low Output Level maximum I/OL budget. Add FLS_PR1 to Register Map Bank 1 for users to specify which Flash bank should be used for SROM operations. Add two new devices for a 68-pin QFN and 100-ball VFBGA under RPNs: CY8C24094 and CY8C24994. Add two packages for 68-pin QFN. Add OCD non-production pinouts and package diagrams. Update CY branding and QFN convention. Add new Dev. Tool section. Update copyright and trademarks. |
| *I   | 561158  | HMT             | See ECN         | Add Low Power Comparator (LPC) AC/DC electrical spec. tables. Add CY8C20x34 to PSoC Device Characteristics table. Add detailed dimensions to 56-pin QFN package diagram and update revision. Secure one package diagram/manufacturing per QFN. Update emulation pod/feet kit part numbers. Fix pinout type-o per TestTrack.  |
| *J   | 728238  | HMT             | See ECN         | Add CapSense SNR requirement reference. Update figure standards. Update Technical Training paragraphs. Add QFN package clarifications and dimensions. Update ECN-ed Amkor dimensioned QFN package diagram revisions. Reword SNR reference. Add new 56-pin QFN spec.  |
| *K   | 2552459 | AZIE / PYRS     | 08/14/08        | Add footnote on AGND descriptions to avoid using P2[4] for digital signaling as it may add noise to AGND. Remove reference to CMP_GO_EN1 in Map Bank 1 Table on Address 65; this register has no functionality on 24xxx. Add footnote on die sales. Add description 'Optional External Clock Input' on P1[4] to match description of P1[4].  |
| *L   | 2616550 | OGNE / PYRS     | 12/05/08        | Updated Programmable Pin Configuration detail. Changed title from PSoC® Mixed-Signal Array to PSoC® Programmable System-on-Chip™   |
| *M   | 2657956 | DPT / PYRS      | 02/11/09        | Added package diagram 001-09618 and updated Ordering Information table   |

## 19. Document History Page *(continued)*

| Document Title: CY8C24094/CY8C24794/CY8C24894/CY8C24994, PSoC® Programmable System-on-Chip™<br>Document Number: 38-12018 |         |          |            |  |
|--|---------|----------|------------|--|
| AD   | 3503402 | PMAD     | 01/20/2012 | Updated V <sub>OH</sub> and V <sub>OL</sub> section in <a href="#">Table 12</a> .  |
| AE   | 3545509 | PSAI     | 03/08/2012 | Updated link to 'Technical reference Manual'.  |
| AF   | 3862667 | CSAI     | 01/09/2013 | Updated <a href="#">Ordering Information</a> (Updated part numbers).<br><br>Updated <a href="#">Packaging Dimensions</a> :<br>spec 001-53450 – Changed revision from *B to *C.<br>spec 001-09618 – Changed revision from *D to *E.<br>spec 51-85048 – Changed revision from *E to *G.  |
| AG   | 3979302 | CSAI     | 04/23/2013 | Updated <a href="#">Packaging Dimensions</a> :<br>spec 001-58740 – Changed revision from ** to *A.<br>Added <a href="#">Errata</a> .   |
| AH   | 4074544 | CSAI     | 07/23/2013 | Added Errata Footnotes (Note 21, 23)<br><br>Updated <a href="#">Electrical Specifications</a> :<br>Updated <a href="#">DC Electrical Characteristics</a> :<br>Updated <a href="#">DC Chip-Level Specifications</a> :<br>Added Note 21 and referred the same note in “Sleep Mode” in description of I <sub>SB</sub> parameter in <a href="#">Table 11</a> .<br>Updated <a href="#">DC POR and LVD Specifications</a> :<br>Added Note 23 and referred the same note in V <sub>PPOR0</sub> , V <sub>PPOR1</sub> , V <sub>PPOR2</sub> parameters in <a href="#">Table 22</a> .<br>Updated to new template.   |
| AI   | 4596835 | DIMA     | 12/15/2014 | Updated <a href="#">Pin Information</a> :<br>Updated <a href="#">56-Pin Part Pinout</a> :<br>Updated <a href="#">Table 2</a> :<br>Added Note 5 and referred the same note in description of pin 19 and pin 50.<br>Updated <a href="#">56-Pin Part Pinout (with XRES)</a> :<br>Updated <a href="#">Table 3</a> :<br>Added Note 8 and referred the same note in description of pin 19 and pin 50.<br>Updated <a href="#">68-Pin Part Pinout</a> :<br>Updated <a href="#">Table 4</a> :<br>Added Note 10 and referred the same note in description of pin 7, pin 20 and pin 60.<br>Updated <a href="#">68-Pin Part Pinout (On-Chip Debug)</a> :<br>Updated <a href="#">Table 5</a> :<br>Added Note 13 and referred the same note in description of pin 7, pin 20 and pin 60.<br>Updated <a href="#">100-Ball VFBGA Part Pinout</a> :<br>Updated <a href="#">Table 6</a> :<br>Added Note 15 and referred the same note in caption of <a href="#">Table 6</a> .<br>Updated <a href="#">100-Ball VFBGA Part Pinout (On-Chip Debug)</a> :<br>Updated <a href="#">Table 7</a> :<br>Added Note 17 and referred the same note in caption of <a href="#">Table 7</a> .<br>Updated <a href="#">100-Pin Part Pinout (On-Chip Debug)</a> :<br>Updated <a href="#">Table 8</a> :<br>Added Note 19 and referred the same note in caption of <a href="#">Table 8</a> .<br>Updated <a href="#">Packaging Dimensions</a> :<br>spec 001-12921 – Changed revision from *B to *C.<br>spec 001-53450 – Changed revision from *C to *D.<br>spec 51-85209 – Changed revision from *D to *E.<br>spec 51-85048 – Changed revision from *G to *I.<br>Completing Sunset Review. |
| AJ   | 4622083 | SLAN     | 01/13/2015 | Added <a href="#">More Information</a> section.  |
| AK   | 4684565 | PSI      | 03/12/2015 | Updated <a href="#">Packaging Dimensions</a> :<br>spec 001-58740 – Changed revision from *A to *B.<br>Updated <a href="#">Errata</a> .   |
| AL   | 5699855 | AESATP12 | 04/20/2017 | Updated logo and copyright.  |

## Sales, Solutions, and Legal Information

### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

### Products

|                               |  |
|-------------------------------|--|
| ARM® Cortex® Microcontrollers | <a href="http://cypress.com/arm">cypress.com/arm</a>               |
| Automotive                    | <a href="http://cypress.com/automotive">cypress.com/automotive</a> |
| Clocks & Buffers              | <a href="http://cypress.com/clocks">cypress.com/clocks</a>         |
| Interface                     | <a href="http://cypress.com/interface">cypress.com/interface</a>   |
| Internet of Things            | <a href="http://cypress.com/iot">cypress.com/iot</a>               |
| Memory                        | <a href="http://cypress.com/memory">cypress.com/memory</a>         |
| Microcontrollers              | <a href="http://cypress.com/mcu">cypress.com/mcu</a>               |
| PSoC                          | <a href="http://cypress.com/psoc">cypress.com/psoc</a>             |
| Power Management ICs          | <a href="http://cypress.com/pmic">cypress.com/pmic</a>             |
| Touch Sensing                 | <a href="http://cypress.com/touch">cypress.com/touch</a>           |
| USB Controllers               | <a href="http://cypress.com/usb">cypress.com/usb</a>               |
| Wireless Connectivity         | <a href="http://cypress.com/wireless">cypress.com/wireless</a>     |

### PSoC® Solutions

[PSoC 1](#) | [PSoC 3](#) | [PSoC 4](#) | [PSoC 5LP](#) | [PSoC 6](#)

### Cypress Developer Community

[Forums](#) | [WICED IOT Forums](#) | [Projects](#) | [Video](#) | [Blogs](#) | [Training](#) | [Components](#)

### Technical Support

[cypress.com/support](http://cypress.com/support)

© Cypress Semiconductor Corporation, 2004-2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit [cypress.com](http://cypress.com). Other names and brands may be claimed as property of their respective owners.