

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XF

Details	
Product Status	Active
Core Processor	M8C
Core Size	8-Bit
Speed	24MHz
Connectivity	I ² C, SPI, UART/USART, USB
Peripherals	POR, PWM, WDT
Number of I/O	50
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.25V
Data Converters	A/D 48x14b; D/A 2x9b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	56-VFQFN Exposed Pad
Supplier Device Package	56-QFN (8x8)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/cy8c24794-24ltxi

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



5. PSoC Functional Overview

The PSoC family consists of many devices with on-chip controllers. These devices are designed to replace multiple traditional MCU-based system components with one low-cost single-chip programmable component. A PSoC device includes configurable blocks of analog and digital logic, and programmable interconnect. This architecture makes it possible for you to create customized peripheral configurations, to match the requirements of each individual application. Additionally, a fast central processing unit (CPU), flash program memory, SRAM data memory, and configurable I/O are included in a range of convenient pinouts.

The PSoC architecture, shown in "Logic Block Diagram" on page 1, consists of four main areas: the core, the system resources, the digital system, and the analog system. Configurable global bus resources allow combining all of the device resources into a complete custom system. Each CY8C24x94 PSoC device includes four digital blocks and six analog blocks. Depending on the PSoC package, up to 56 GPIOs are also included. The GPIOs provide access to the global digital and analog interconnects.

5.1 The PSoC Core

The PSoC core is a powerful engine that supports a rich instruction set. It encompasses SRAM for data storage, an interrupt controller, sleep and watchdog timers, and internal main oscillator (IMO) and internal low-speed oscillator (ILO). The CPU core, called the M8C, is a powerful processor with speeds up to 24 MHz. The M8C is a four-million instructions per second (MIPS) 8-bit Harvard-architecture microprocessor.

System resources provide these additional capabilities:

- Digital clocks for increased flexibility
- I²C functionality to implement an I²C master and slave
- An internal voltage reference, multi-master, that provides an absolute value of 1.3 V to a number of PSoC subsystems
- A switch-mode pump (SMP) that generates normal operating voltages from a single battery cell
- Various system resets supported by the M8C

The digital system consists of an array of digital PSoC blocks that may be configured into any number of digital peripherals. The digital blocks are connected to the GPIOs through a series of global buses. These buses can route any signal to any pin, freeing designs from the constraints of a fixed peripheral controller.

The analog system consists of six analog PSoC blocks, supporting comparators, and analog-to-digital conversion up to 10-bits of precision.

5.2 The Digital System


The digital system consists of four digital PSoC blocks. Each block is an 8-bit resource that is used alone or combined with other blocks to form 8-, 16-, 24-, and 32-bit peripherals, which are called user modules. Digital peripheral configurations include:

- PWMs (8- to 32-bit)
- PWMs with dead band (8- to 32-bit)
- Counters (8- to 32-bit)
- Timers (8- to 32-bit)
- UART 8-bit with selectable parity
- SPI master and slave
- I²C slave and multi-master
- CRC/generator (8-bit)
- IrDA
- PRS generators (8- to 32-bit)

The digital blocks are connected to any GPIO through a series of global buses that can route any signal to any pin. The buses also allow for signal multiplexing and for performing logic operations. This configurability frees your designs from the constraints of a fixed peripheral controller.

Digital blocks are provided in rows of four, where the number of blocks varies by PSoC device family. This allows the optimum choice of system resources for your application. Family resources are shown in Table 1 on page 7.

Figure 2. Digital System Block Diagram





Pin Type

Figure 5 CY8C24894 56-Pin PSoC Device

9.2 56-Pin Part Pinout (with XRES)

Table 3. 56-Pin Part Pinout (QFN^[6])

Pin	ly	ре	Name	Description			Fig	ure 5.	CY8C24894 56-Pin PSoC Device
No.	Digital	Analog	Name	Description					
1	I/O	I, M	P2[3]	Direct switched capacitor block input				5	<u>2 2</u> 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
2	I/O	I, M	P2[1]	Direct switched capacitor block input				∠ 	22
3	I/O	М	P4[7]					ΣΣζ	
4	I/O	М	P4[5]					~2[5 ~2[7 ~0[1	P 0 [3] P 0 [5] V C d d P 0 [6] P 2 [6] P 2 [6] P 2 [6]
5	I/O	М	P4[3]						5 5 2 3 3 5 5 2 3 4 4 4 9 4 9 9 9 9 9 9 9 9 9 9 9 9 9 9
6	I/O	М	P4[1]			A.I.M.	P2[3] = 1	55 54	ି ଜି ଜି ଜି ନ ନ ନ ନ ନ ନ ମ ନ ମ ନ ମ ନ ମ ମ ମ ମ ମ ମ ମ
7	I/O	М	P3[7]				P2[1] = 2		41 e P2[0], A, I, M
8	I/O	М	P3[5]				P4[7] = 3		40 = P4[6], M
9	I/O	М	P3[3]				P4[5] = 4 P4[3] = 5		39 ■ P4[4], M 38 ■ P4[2], M
10	I/O	M	P3[1]		-		P4[1] 6		38 – [4[2], M 37 – P4[0], M
11	I/O	M	P5[7]		-		P3[7] - 7		QFN 36 KRES
12	I/O	M	P5[5]				P3[5] = 8 P3[3] = 9		(Top View) 35 P3[4], M
13	I/O	M	P5[3]		-		P3[1] = 10	1	34 ➡ P3[2], M 33 ➡ P3[0], M
14	I/O	M	P5[1]	I ² C SCL	-	M, I	P5[7] 🗖 11		32 P 5[6], M
15 16	I/O I/O	M		I ² C SDA			P5[5] = 12		31 P 5[4], M
10	1/0	M	P1[5]	I-C SDA			P5[3] = 13 P5[1] = 14		30 ➡ P5[2], M 29 ➡ P5[0], M
17	1/O	M	P1[3] P1[1]	I ² C SCL, ISSP SCLK ^[7]	-			15 16 17	「 ほ び み お み な る な る な み ま
19		wer	V _{SS}	Ground connection ^[8]					
20		SB	VSS D+					P1[5 P1[5 P1[3	E12 SSV CDV C17 C17 C17 C17 C17 C17 C17 C17
20		SB	D+					SCL, SDA, M,	M. I2C SCL. M. I2C SDA, I EXTCLK, M, M,
22		wer	V _{DD}	Supply voltage	-			N N N N	
23	1/0		P7[7]						M, I2C EXTCL
24	I/O		P7[0]					2 2	2 2 1
25	1/O	М		I ² C SDA, ISSP SDATA ^[7]					
26	I/O	М	P1[2]						
27	I/O	М	P1[4]	Optional EXTCLK					
28	I/O	М	P1[6]						
29	I/O	М	P5[0]		Pin	Tv	Туре		
30	I/O	М	P5[2]		No.		Analog	Name	Description
31	I/O	М	P5[4]		44	I/O	M	P2[6]	External VREF input
32	I/O	М	P5[6]		45	I/O	I, M	P0[0]	Analog column mux input
33	I/O	М	P3[0]		46	I/O	I, M	P0[2]	Analog column mux input
34	I/O	М	P3[2]		47	I/O	I, M	P0[4]	Analog column mux input VREF
35	I/O	М	P3[4]		48	I/O	I, M	P0[6]	Analog column mux input
36	Inj	put	XRES	Active high external reset with internal pull-down	49	Po	wer	V _{DD}	Supply voltage
37	I/O	М	P4[0]		50	Po	wer	V _{SS}	Ground connection ^[8]
38	I/O	М	P4[2]		51	I/O	I, M	P0[7]	Analog column mux input
39	I/O	М	P4[4]		52	I/O	I/O, M	P0[5]	Analog column mux input and column output
40	I/O	М	P4[6]		53	I/O	I/O, M	P0[3]	Analog column mux input and column output
41	I/O	I, M	P2[0]	Direct switched capacitor block input	54	I/O	I, M	P0[1]	Analog column mux input
42	I/O	I, M	P2[2]	Direct switched capacitor block input	55	I/O	М	P2[7]	
43	I/O	М	P2[4]	External AGND input	56	I/O	М	P2[5]	
		A I I	L I	$\Omega = \Omega$ utput, and $M = Analog Mux Input$		I	I	I	1

LEGEND A = Analog, I = Input, O = Output, and M = Analog Mux Input.

Notes

The center pad on the QFN package should be connected to ground (V_{SS}) for best mechanical, thermal, and electrical performance. If not connected to ground, it should be electrically floated and not connected to any other signal.
 These are the ISSP pins, which are not High Z at POR. See the PSoC Technical Reference Manual for details.
 All V_{SS} pins should be brought out to one common GND plane.



9.4 68-Pin Part Pinout (On-Chip Debug)

The following 68-pin QFN part table and drawing is for the CY8C24094 OCD PSoC device.

Note This part is only used for in-circuit debugging. It is NOT available for production.

Table 5.	68-Pin	Part	Pinout	(QFN ^[12])
----------	--------	------	--------	------------------------

No. Digital Analog Description 1 I/O M P4[7]	8-Pin OCD PSoC Device
1 I/O M P4[7]	ШЯ
	AGND
2 1/0 M P4[5]	
3 I/O M P4[3] ジェミュニュ	2 222222
4 I/O M P4[1] 드 ố:	P2[2]
5 OCDE OCD even data I/O 입 입 입 입 입 입 입 입 입 입 입 입 입 입 입 입 입 입 입	
6 OCDO OCD odd data output	22 33 4 22 23 20 20 20 20 20 20 20 20 20 20 20 20 20
7 Fower V _{SS} Ground connection 2	51 = P2[0], M, Al 50 = P4[6], M
δ 1/0 M P3[7] M, P4[3] ■ 3	49 P P4[4], M
9 I/O M P3[5] M, P4[1] = 4	48 🗖 P4[2], M
10 I/O M P3[3] OCDE 5 11 I/O M P3[1] OCDO 6	47 E P4[0], M
	46 🗖 XRES 45 🗖 CCLK
12 1/0 M P5(7) M P5(7) 8	44 HCLK
13 I/O M P5[5] M, P3[5] 9	40 H 1 0[0], M
	42 = P3[4], M 41 = P3[2], M
N, P5[7] ■ 12	40 P 3[0], M
16 I/O M P1[7] I ² C SCL M, P5[5] = 13	39 🗖 P5[6], M
17 I/O M P1[5] I ² C SDA M, P5[3] I 18 I/O M P1[3] M I I	38 – P5[4], M
10 1/0 1/0 1/0 1/0 1/0 000 000 000 000 1/0 1/	37 ➡ P5[2], M 36 ➡ P5[0], M
19 1/0 Mi [F1[1] 1 C SCL, ISSF SCLK 2 12C SDA, M, P1[5] 17	35 🗖 P1[6] M
	3 3 3 3 3 8 5 8 5 8 5 8 5 8 5 8 5 8 5 8
	P7(5) P7(5) P7(13) P7(13) P7(12) P1(13) P1(13) P1(14) P1(14)
23 Power V _{DD} Supply voltage	2C SDA, M. M. EXTCLK M.
24 I/O P7[7]	SDA
24 I/O P/[/]	I2C SDA. EXTCLK
	=
27 I/O P7[4]	
28 I/O P7[3]	
29 I/O P7[2] Pin Type Name 30 I/O P7[1] No. Digital Analog	Description
	abod conceitor block input
	ched capacitor block input
34 I/O M P1[4] Optional EXTCLK 53 I/O M P2[4] External AG 35 I/O M P1[6] 54 I/O M P2[6] External VR	•
	umn mux input
	umn mux input and column output
	umn mux input and column output
	umn mux input
	umn mux input, integration input #1 umn mux input and column output, integration
43 1/0 1/0, w Poisi Analog cou input #2	
	umn mux input and column output
44 HCLK OCD high speed clock output 63 I/O I/O, M P0[3] Analog colu	
	umn mux input
	umn mux input
45 CCLK OCD CPU clock output 64 I/O I, M P0[1] Analog colu	umn mux input
45 CCLK OCD CPU clock output 64 I/O I, M P0[1] Analog colu 46 Input XRES Active high pin reset with internal pull-down 65 I/O M P2[7] 47 I/O M P4[0] 66 I/O M P2[5]	umn mux input

LEGEND A = Analog, I = Input, O = Output, M = Analog Mux Input, OCD = On-Chip Debugger.

Notes

12. The center pad on the QFN package should be connected to ground (V_{SS}) for best mechanical, thermal, and electrical performance. If not connected to ground, it should be electrically floated and not connected to any other signal.

All V_{SS} pins should be brought out to one common GND plane.
 These are the ISSP pins, which are not High Z at POR. See the PSoC Technical Reference Manual for details.



9.6 100-Ball VFBGA Part Pinout (On-Chip Debug)

The following 100-pin VFBGA part table and drawing is for the CY8C24094 OCD PSoC device.

Note This part is only used for in-circuit debugging. It is NOT available for production.

Table 7. 100-Ball Part Pinout (VFBGA^[17])

A10Power V_{SS} Ground connectionF10I/OP7[1]B1Power V_{SS} Ground connectionG1OCDOOCD odd datB2Power V_{SS} Ground connectionG2I/OMP5[5]B3I/OI, MP2[1]Direct switched capacitor block inputG3I/OMP3[3]B4I/OI, MP0[1]Analog column mux inputG4I/OMP1[7]I²C SCLB5I/OI, MP0[7]Analog column mux inputG5I/OMP1[1]I²C SCL, ISSB6PowerV_DDSupply voltageG6I/OMP1[6]I²C SDA, ISSB7I/OI, MP0[2]Analog column mux inputG7I/OMP1[6]B8I/OI, MP2[2]Direct switched capacitor block inputG8I/OMP3[4]B9Power V_{SS} Ground connectionG9I/OMP5[6]B10Power V_{SS} Ground connectionG10I/OP7[2]	ection ection n reset with internal pull-down a output P SCLK ^[18]
A3NCNo connection. Pin must be left floatingF3I/OMP3[5]A4NCNo connection. Pin must be left floatingF4I/OMP5[1]A5NCNo connection. Pin must be left floating.F5Power V_{SS} Ground connectionA6PowerV_DDSupply voltage.F6Power V_{SS} Ground connectionA7NCNo connection. Pin must be left floating.F7I/OMP5[0]A8NCNo connection. Pin must be left floating.F8I/OMP3[6]A9Power V_{SS} Ground connectionF10I/OP7[1]A10Power V_{SS} Ground connectionF10I/OP7[1]B1Power V_{SS} Ground connectionG2I/OMP5[5]B3I/OI, MP2[1]Direct switched capacitor block inputG3I/OMP3[3]B4I/OI, MP0[1]Analog column mux inputG4I/OMP1[1]I²C SCLB5I/OI, MP0[2]Analog column mux inputG7I/OMP1[6]B8I/OI, MP2[2]Direct switched capacitor block inputG8I/OMP3[4]B9PowerV _{SS} Ground connectionG10I/OMP3[6]B10PowerV _{SS} Ground connectionG10I/OMP3[6]B10PowerV _{SS} <td>n reset with internal pull-down a output P SCLK^[18]</td>	n reset with internal pull-down a output P SCLK ^[18]
A4NCNo connection. Pin must be left floatingF4I/OMP5[1]A5NCNo connection. Pin must be left floating.F5Power V_{SS} Ground connectionA6Power V_{DD} Supply voltage.F6Power V_{SS} Ground connectionA7NCNo connection. Pin must be left floating.F7I/OMP5[0]A8NCNo connection. Pin must be left floating.F8I/OMP3[0]A9Power V_{SS} Ground connectionF9XRESActive high piA10Power V_{SS} Ground connectionF10I/OP7[1]B1Power V_{SS} Ground connectionG1OCDOOCD odd datB2Power V_{SS} Ground connectionG2I/OMP5[5]B3I/OI, MP2[1]Direct switched capacitor block inputG3I/OMP1[1]I²C SCLB5I/OI, MP0[7]Analog column mux inputG4I/OMP1[0]I²C SCL, ISSB6Power V_{DD} Supply voltageG6I/OMP1[0]I²C SCL, ISSB7I/OI, MP0[2]Direct switched capacitor block inputG7I/OMP1[6]B8I/OI, MP2[2]Direct switched capacitor block inputG8I/OMP3[4]B9Power V_{SS} Ground connectionG10I/OM <td>n reset with internal pull-down a output P SCLK^[18]</td>	n reset with internal pull-down a output P SCLK ^[18]
A5NCNo connection. Pin must be left floating.F5Power V_{SS} Ground connectionA6Power V_{DD} Supply voltage.F6Power V_{SS} Ground connectionA7NCNo connection. Pin must be left floating.F7I/OMP5[0]A8NCNo connection. Pin must be left floating.F8I/OMP3[0]A9Power V_{SS} Ground connectionF9XRESActive high piA10Power V_{SS} Ground connectionF10I/OP7[1]F11B1Power V_{SS} Ground connectionG1OCDOOCD odd datB2Power V_{SS} Ground connectionG2I/OMP5[5]B3I/OI, MP2[1]Direct switched capacitor block inputG3I/OMP3[3]B4I/OI, MP0[1]Analog column mux inputG4I/OMP1[1]I²C SCLB5I/OI, MP0[2]Analog column mux inputG7I/OMP1[6]B8I/OI, MP0[2]Direct switched capacitor block inputG8I/OMP3[4]B9PowerV _{SS} Ground connectionG9I/OMP3[4]B9PowerV _{SS} Ground connectionG9I/OMP5[6]B10PowerV _{SS} Ground connectionG10I/OP7[2]C1NCNo connecti	ection n reset with internal pull-down a output P SCLK ^[18]
A6Power V_{DD} Supply voltage.F6Power V_{SS} Ground connectionA7NCNo connection. Pin must be left floating.F7I/OMP5[0]A8NCNo connection. Pin must be left floating.F8I/OMP3[0]A9Power V_{SS} Ground connectionF9XRESActive high piA10Power V_{SS} Ground connectionF10I/OP7[1]B1Power V_{SS} Ground connectionG1OCDOOCD odd datB2Power V_{SS} Ground connectionG2I/OMP5[5]B3I/OI, MP2[1]Direct switched capacitor block inputG3I/OMP3[3]B4I/OI, MP0[1]Analog column mux inputG4I/OMP1[1]I²C SCLB5I/OI, MP0[7]Analog column mux inputG5I/OMP1[0]I²C SCL, ISSB6Power V_{DD} Supply voltageG6I/OMP1[0]I²C SDA, ISSB7I/OI, MP0[2]Direct switched capacitor block inputG8I/OMP3[4]B8I/OI, MP2[2]Direct switched capacitor block inputG8I/OMP3[4]B9Power V_{SS} Ground connectionG10I/OP7[2]C1C1NCNo connection. Pin must be left floatingH1NCNo connection </td <td>ection n reset with internal pull-down a output P SCLK^[18]</td>	ection n reset with internal pull-down a output P SCLK ^[18]
A7NCNo connection. Pin must be left floating.F7I/OMP5[0]A8NCNo connection. Pin must be left floating.F8I/OMP3[0]A9Power V_{SS} Ground connectionF9XRESActive high piA10Power V_{SS} Ground connectionF10I/OP7[1]B1Power V_{SS} Ground connectionG1OCDOOCD odd datB2Power V_{SS} Ground connectionG2I/OMP5[5]B3I/OI, MP2[1]Direct switched capacitor block inputG3I/OMP3[3]B4I/OI, MP0[1]Analog column mux inputG4I/OMP1[7]I²C SCLB5I/OI, MP0[7]Analog column mux inputG5I/OMP1[0]I²C SCL, ISSB6PowerV _{DD} Supply voltageG6I/OMP1[0]I²C SDA, ISSB7I/OI, MP0[2]Analog column mux inputG7I/OMP3[4]B8I/OI, MP2[2]Direct switched capacitor block inputG8I/OMP3[4]B9PowerV _{SS} Ground connectionG10I/OP7[2]C1C1NCNo connection. Pin must be left floatingH1NCNo connectionC2I/OMP4[1]H2I/OMP5[3]	n reset with internal pull-down a output P SCLK ^[18]
A8NCNo connection. Pin must be left floating.F8I/OMP3(0)A9Power V_{SS} Ground connectionF9XRESActive high piA10Power V_{SS} Ground connectionF10I/OP7[1]B1Power V_{SS} Ground connectionG1OCDOOCD odd datB2Power V_{SS} Ground connectionG2I/OMP5[5]B3I/OI, MP2[1]Direct switched capacitor block inputG3I/OMP3[3]B4I/OI, MP0[1]Analog column mux inputG4I/OMP1[7]I²C SCLB5I/OI, MP0[7]Analog column mux inputG5I/OMP1[1]I²C SCL, ISSB6Power V_{DD} Supply voltageG6I/OMP1[0]I²C SDA, ISSB7I/OI, MP0[2]Analog column mux inputG7I/OMP3[4]B8I/OI, MP2[2]Direct switched capacitor block inputG8I/OMP3[4]B9Power V_{SS} Ground connectionG10I/OP7[2]C1C1NCNo connection. Pin must be left floatingH1NCNo connectionC2I/OMP4[1]H2I/OMP5[3]C3I/OMP4[7]H3I/OMP3[1]	a output
A9Power V_{SS} Ground connectionF9XRESActive high piA10Power V_{SS} Ground connectionF10I/OP7[1]P7[1]B1Power V_{SS} Ground connectionG1OCDOOCD odd datB2Power V_{SS} Ground connectionG2I/OMP5[5]B3I/OI, MP2[1]Direct switched capacitor block inputG3I/OMP3[3]B4I/OI, MP0[1]Analog column mux inputG4I/OMP1[7]I²C SCLB5I/OI, MP0[7]Analog column mux inputG5I/OMP1[1]I²C SCL, ISSB6Power V_{DD} Supply voltageG6I/OMP1[0]I²C SDA, ISSB7I/OI, MP0[2]Analog column mux inputG7I/OMP1[6]B8I/OI, MP2[2]Direct switched capacitor block inputG8I/OMP3[4]B9Power V_{SS} Ground connectionG10I/OMP5[6]B10Power V_{SS} Ground connectionG10I/OP7[2]C1NCNo connection. Pin must be left floatingH1NCNo connectionC2I/OMP4[1]H2I/OMP5[3]C3I/OMP4[7]H3I/OMP3[1]	a output
A10PowerVSSGround connectionF10I/OP7[1]B1PowerVSSGround connectionG1OCDOOCD odd datB2PowerVSSGround connectionG2I/OMP5[5]B3I/OI, MP2[1]Direct switched capacitor block inputG3I/OMP3[3]B4I/OI, MP0[1]Analog column mux inputG4I/OMP1[7]I²C SCLB5I/OI, MP0[7]Analog column mux inputG5I/OMP1[1]I²C SCL, ISSB6PowerVDDSupply voltageG6I/OMP1[0]I²C SDA, ISSB7I/OI, MP0[2]Analog column mux inputG7I/OMP1[6]B8I/OI, MP2[2]Direct switched capacitor block inputG8I/OMP3[4]B9PowerVSSGround connectionG10I/OP7[2]C1NCNo connection. Pin must be left floatingH1NCNo connectionC2I/OMP4[1]H2I/OMP5[3]C3I/OMP4[7]H3I/OMP3[1]	a output
B1Power V_{SS} Ground connectionG1OCDOOCDOOCD odd datB2Power V_{SS} Ground connectionG2I/OMP5[5]B3B3I/OI, MP2[1]Direct switched capacitor block inputG3I/OMP3[3]B4I/OI, MP0[1]Analog column mux inputG4I/OMP1[7]I²C SCLB5I/OI, MP0[7]Analog column mux inputG5I/OMP1[1]I²C SCL, ISSB6Power V_{DD} Supply voltageG6I/OMP1[0]I²C SDA, ISSB7I/OI, MP0[2]Analog column mux inputG7I/OMP1[6]B8I/OI, MP2[2]Direct switched capacitor block inputG8I/OMP3[4]B9Power V_{SS} Ground connectionG9I/OMP5[6]B10Power V_{SS} Ground connectionG10I/OP7[2]C1NCNo connection. Pin must be left floatingH1NCNo connectionC2I/OMP4[1]H2I/OMP5[3]	P SCLK ^[18]
B2Power V_{SS} Ground connectionG2I/OMP5[5]B3I/OI, MP2[1]Direct switched capacitor block inputG3I/OMP3[3]B4I/OI, MP0[1]Analog column mux inputG4I/OMP1[7]I ² C SCLB5I/OI, MP0[7]Analog column mux inputG5I/OMP1[1]I ² C SCL, ISSB6Power V_{DD} Supply voltageG6I/OMP1[0]I ² C SDA, ISSB7I/OI, MP0[2]Analog column mux inputG7I/OMP1[6]B8I/OI, MP2[2]Direct switched capacitor block inputG8I/OMP3[4]B9Power V_{SS} Ground connectionG9I/OMP5[6]B10Power V_{SS} Ground connectionG10I/OP7[2]C1NCNo connection. Pin must be left floatingH1NCNo connectionC2I/OMP4[1]H2I/OMP5[3]C3I/OMP4[7]H3I/OMP3[1]	P SCLK ^[18]
B3I/OI, MP2[1]Direct switched capacitor block inputG3I/OMP3[3]B4I/OI, MP0[1]Analog column mux inputG4I/OMP1[7]I ² C SCLB5I/OI, MP0[7]Analog column mux inputG5I/OMP1[1]I ² C SCL, ISSB6PowerV _{DD} Supply voltageG6I/OMP1[0]I ² C SDA, ISSB7I/OI, MP0[2]Analog column mux inputG7I/OMP1[6]B8I/OI, MP2[2]Direct switched capacitor block inputG8I/OMP3[4]B9PowerV _{SS} Ground connectionG9I/OMP5[6]B10PowerV _{SS} Ground connectionG10I/OP7[2]C1NCNo connection. Pin must be left floatingH1NCNo connectionC2I/OMP4[1]H2I/OMP5[3]C3I/OMP4[7]H3I/OMP3[1]	
B3I/OI, MP2[1]Direct switched capacitor block inputG3I/OMP3[3]B4I/OI, MP0[1]Analog column mux inputG4I/OMP1[7]I ² C SCLB5I/OI, MP0[7]Analog column mux inputG5I/OMP1[1]I ² C SCL, ISSB6PowerV _{DD} Supply voltageG6I/OMP1[0]I ² C SDA, ISSB7I/OI, MP0[2]Analog column mux inputG7I/OMP1[6]B8I/OI, MP2[2]Direct switched capacitor block inputG8I/OMP3[4]B9PowerV _{SS} Ground connectionG9I/OMP5[6]B10PowerV _{SS} Ground connectionG10I/OP7[2]C1NCNo connection. Pin must be left floatingH1NCNo connectionC2I/OMP4[1]H2I/OMP5[3]C3I/OMP4[7]H3I/OMP3[1]	
B5I/OI, MP0[7]Analog column mux inputG5I/OMP1[1] I^2C SCL, ISSB6PowerV_DDSupply voltageG6I/OMP1[0] I^2C SDA, ISSB7I/OI, MP0[2]Analog column mux inputG7I/OMP1[6]B8I/OI, MP2[2]Direct switched capacitor block inputG8I/OMP3[4]B9PowerV _{SS} Ground connectionG9I/OMP5[6]B10PowerV _{SS} Ground connectionG10I/OP7[2]C1NCNo connection. Pin must be left floatingH1NCNo connectionC2I/OMP4[1]H2I/OMP5[3]C3I/OMP4[7]H3I/OMP3[1]	
B6Power V_{DD} Supply voltageG6I/OMP1[0]I²C SDA, ISSB7I/OI, MP0[2]Analog column mux inputG7I/OMP1[6]B8I/OI, MP2[2]Direct switched capacitor block inputG8I/OMP3[4]B9Power V_{SS} Ground connectionG9I/OMP5[6]B10Power V_{SS} Ground connectionG10I/OP7[2]C1NCNo connection. Pin must be left floatingH1NCNo connectionC2I/OMP4[1]H2I/OMP5[3]C3I/OMP4[7]H3I/OMP3[1]	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	P SDATA ^[18]
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	
B10 Power V _{SS} Ground connection G10 I/O P7[2] C1 NC No connection. Pin must be left floating H1 NC No connection C2 I/O M P4[1] H2 I/O M P5[3] C3 I/O M P4[7] H3 I/O M P3[1]	
C1 NC No connection. Pin must be left floating H1 NC No connection C2 I/O M P4[1] H2 I/O M P5[3] C3 I/O M P4[7] H3 I/O M P3[1]	
C2 I/O M P4[1] H2 I/O M P5[3] C3 I/O M P4[7] H3 I/O M P3[1]	n. Pin must be left floating
C3 I/O M P4[7] H3 I/O M P3[1]	
C5 I/O I/O M P1[0] P0[0] Analog column mux input and column output H5 I/O M P1[3]	
C6 I/O I, M P0[6] Analog column mux input H6 I/O M P1[2]	
C7 I/O I, M P0[0] Analog column mux input H7 I/O M P1[4] Optional EXT	CLK
C8 I/O I, M P2[0] Direct switched capacitor block input H8 I/O M P3[2]	GER
C9 I/O M P4[2] H9 I/O M P5[4]	
C10 NC No connection. Pin must be left floating H10 I/O P7[3]	
Ç i	action
č	
	e
D6 I/O I, M P0[4] Analog column mux input J6 I/O P7[7]	
D7 I/O M P2[6] External VREF input J7 I/O P7[0]	
D8 I/O M P4[6] J8 I/O M P5[2]	P
D9 I/O M P4[0] J9 Power V _{SS} Ground conn	
D10 CCLK OCD CPU clock output J10 Power V _{SS} Ground connu	
E1 NC No connection. Pin must be left floating K1 Power V _{SS} Ground connection.	
E2 NC No connection. Pin must be left floating K2 Power V _{SS} Ground connection.	
	n. Pin must be left floating
	n. Pin must be left floating
E5 Power V _{SS} Ground connection K5 Power V _{DD} Supply voltage	е
E6 Power V _{SS} Ground connection K6 I/O P7[6]	
E7 I/O M P2[4] External AGND input K7 I/O P7[5]	
E8 I/O M P4[4] K8 I/O P7[4]	
E9 I/O M P3[6] K9 Power V _{SS} Ground connection	
E10 HCLK OCD high speed clock output K10 Power V _{SS} Ground connection	ection

LEGEND A = Analog, I = Input, O = Output, M = Analog Mux Input, NC = No connection. Pin must be left floating, OCD = On-Chip Debugger.

Notes

All V_{SS} pins should be brought out to one common GND plane.
 These are the ISSP pins, which are not High Z at POR. See the PSoC Technical Reference Manual for details.



10. Register Reference

This section lists the registers of the CY8C24x94 PSoC device family. For detailed register information, see the *PSoC Technical Reference Manual*.

10.1 Register Conventions

The register conventions specific to this section are listed in the following table.

Convention	Description
R	Read register or bit(s)
W	Write register or bit(s)
L	Logical register or bit(s)
С	Clearable register or bit(s)
#	Access is bit specific

10.2 Register Mapping Tables

The PSoC device has a total register address space of 512 bytes. The register space is referred to as I/O space and is divided into two banks, Bank 0 and Bank 1. The XOI bit in the Flag register (CPU_F) determines which bank the user is currently in. When the XOI bit is set to 1, the user is in Bank 1.

Note In the following register mapping tables, blank fields are Reserved and should not be accessed.



11.2 Operating Temperature

Table 10. Operating Temperature

Symbol	Description	Min	Тур	Max	Units	Notes
T _A	Ambient temperature	-40	-	+85	°C	
T _{AUSB}	Ambient temperature using USB	-10	-	+85	°C	
Тј	Junction temperature	-40	-	+100	°C	The temperature rise from ambient to junction is package specific. See Thermal Impedance on page 51. The user must limit the power consumption to comply with this requirement.

11.3 DC Electrical Characteristics

11.3.1 DC Chip-Level Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and –40 °C \leq T_A \leq 85 °C, or 3.0 V to 3.6 V and –40 °C \leq T_A \leq 85 °C, respectively. Typical parameters are measured at 5 V and 3.3 V at 25 °C and are for design guidance only.

Table 11. DC Chip-Level Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V _{DD}	Supply voltage	3.0	_	5.25	V	See DC POR and LVD specifications, Table 22 on page 39.
I _{DD5}	Supply current, IMO = 24 MHz (5 V)	_	14	27	mA	Conditions are V_{DD} = 5.0 V, T_A = 25 °C, CPU = 3 MHz, SYSCLK doubler disabled, VC1 = 1.5 MHz, VC2 = 93.75 kHz, VC3 = 93.75 kHz, analog power = off.
I _{DD3}	Supply current, IMO = 24 MHz (3.3 V)	_	8	14	mA	Conditions are V_{DD} = 3.3 V, T_A = 25 °C, CPU = 3 MHz, SYSCLK doubler disabled, VC1 = 1.5 MHz, VC2 = 93.75 kHz, VC3 = 0.367 kHz, analog power = off.
I _{SB}	Sleep ^[21] (mode) current with POR, LVD, sleep timer, and WDT. ^[22]	_	3	6.5	μA	Conditions are with internal slow speed oscillator, V _{DD} = 3.3 V, -40 °C \leq T _A \leq 55 °C, analog power = off.
I _{SBH}	Sleep (mode) current with POR, LVD, Sleep Timer, and WDT at high temperature. ^[22]	-	4	25	μA	Conditions are with internal slow speed oscillator, V_{DD} = 3.3 V, 55 °C < T _A \leq 85 °C, analog power = off.

Notes

21. Errata: When the device is operating at 4.75 V to 5.25 V and the 3.3 V regulator is enabled, a short low pulse may be created on the DP signal line during device wake-up. The 15-20 µs low pulse of the DP line may be interpreted by the host computer as a deattach or the beginning of a wake-up. More details in "Errata" on page 66.
 22. Standby current includes all functions (POR, LVD, WDT, Sleep Time) needed for reliable system operation. This should be compared with devices that have similar functions enabled.



11.3.3 DC Full Speed USB Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and $-10 \text{ °C} \le T_A \le 85 \text{ °C}$, or 3.0 V to 3.6 V and $-10 \text{ °C} \le T_A \le 85 \text{ °C}$, respectively. Typical parameters are measured at 5 V and 3.3 V at 25 °C and are for design guidance only.

Symbol	Description	Min	Тур	Мах	Units	Notes			
USB Inter	USB Interface								
V _{DI}	Differential input sensitivity	0.2	-	-	V	(D+) – (D–)			
V _{CM}	Differential input common mode range	0.8	-	2.5	V				
V _{SE}	Single ended receiver threshold	0.8	-	2.0	V				
C _{IN}	Transceiver capacitance	-	-	20	pF				
I _{I/O}	High Z state data line leakage	-10	-	10	μA	0 V < V _{IN} < 3.3 V.			
R _{EXT}	External USB series resistor	23	-	25	Ω	In series with each USB pin.			
V _{UOH}	Static output high, driven	2.8	-	3.6	V	15 k $\Omega \pm$ 5% to ground. Internal pull-up enabled.			
V _{UOHI}	Static output high, idle	2.7	-	3.6	V	15 k $\Omega \pm 5\%$ to ground. Internal pull-up enabled.			
V _{UOL}	Static output low	-	-	0.3	V	15 k Ω ± 5% to ground. Internal pull-up enabled.			
Z _O	USB driver output impedance	28	-	44	Ω	Including R _{EXT} resistor.			
V _{CRS}	D+/D- crossover voltage	1.3	-	2.0	V				



Table 15. 3.3-V DC Operational Amplifier Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V _{OSOA}	Input offset voltage (absolute value) Power = low, Opamp bias = high Power = medium, Opamp bias = high Power = high, Opamp bias = high	- - -	1.65 1.32 -	10 8 -	mV mV mV	Power = high, Opamp bias = high setting is not allowed for 3.3 V V _{DD} operation
TCV _{OSOA}	Average input offset voltage drift	-	7.0	35.0	μV/°C	
I _{EBOA}	Input leakage current (port 0 analog pins)	-	20	-	pА	Gross tested to 1 µA.
C _{INOA}	Input capacitance (port 0 analog pins)	-	4.5	9.5	pF	Package and pin dependent. Temp = 25 °C.
V _{CMOA}	Common mode voltage range	0.2	_	V _{DD} – 0.2	V	The common-mode input voltage range is measured through an analog output buffer. The specification includes the limitations imposed by the characteristics of the analog output buffer.
G _{OLOA}	Open loop gain Power = low, Opamp bias = low Power = medium, Opamp bias = low Power = high, Opamp bias = low	60 60 80		- - -	dB dB dB	Specification is applicable at Low opamp bias. For high opamp bias mode (except high power, High opamp bias), minimum is 60 dB.
V _{OHIGHO} A	High output voltage swing (internal signals) Power = low, Opamp bias = low Power = medium, Opamp bias = low Power = high, Opamp bias = low	$V_{DD} - 0.2$ $V_{DD} - 0.2$ $V_{DD} - 0.2$		- - -	V V V	Power = high, Opamp bias = high setting is not allowed for 3.3 V V _{DD} operation
V _{OLOWOA}	Low output voltage swing (internal signals) Power = low, Opamp bias = low Power = medium, Opamp bias = low Power = high, Opamp bias = low	- - -		0.2 0.2 0.2	V V V	Power = high, Opamp bias = high setting is not allowed for 3.3 V V _{DD} operation
I _{SOA}	Supply current (including associated AGND buffer) Power = low, Opamp bias = low Power = low, Opamp bias = high Power = medium, Opamp bias = low Power = medium, Opamp bias = high Power = high, Opamp bias = low Power = high, Opamp bias = high	- - - - -	400 500 800 1200 2400 -	800 900 1000 1600 3200 -	μΑ μΑ μΑ μΑ μΑ	Power = high, Opamp bias = high setting is not allowed for 3.3 V V _{DD} operation
PSRR _{OA}	Supply voltage rejection ratio	65	80	-	dB	$V_{SS} \leq V_{IN} \leq (V_{DD}-2.25) \text{ or } \\ (V_{DD}-1.25 \text{ V}) \leq V_{IN} \leq V_{DD}$

11.3.5 DC Low Power Comparator Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and –40 °C \leq T_A \leq 85 °C or 3.0 V to 3.6 V and –40 °C \leq T_A \leq 85 °C, respectively. Typical parameters are measured at 5 V at 25 °C and are for design guidance only.

Symbol	Description	Min	Тур	Max	Units	Notes
	Low power comparator (LPC) reference voltage range	0.2	-	V _{DD} – 1	V	
I _{SLPC}	LPC supply current	-	10	40	μA	
V _{OSLPC}	LPC voltage offset	-	2.5	30	mV	



11.3.7 DC Analog Reference Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and –40 °C \leq T_A \leq 85 °C, or 3.0 V to 3.6 V and –40 °C \leq T_A \leq 85 °C, respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

The guaranteed specifications for RefHI and RefLo are measured through the Analog Continuous Time PSoC blocks. The power levels for RefHi and RefLo refer to the Analog Reference Control register. AGND is measured at P2[4] in AGND bypass mode. Each Analog Continuous Time PSoC block adds a maximum of 10mV additional offset error to guaranteed AGND specifications from the local AGND buffer. Reference control power can be set to medium or high unless otherwise noted.

Note Avoid using P2[4] for digital signaling when using an analog resource that depends on the Analog Reference. Some coupling of the digital signal may appear on the AGND.

Refer- ence ARF_CR [5:3]	Reference Power Settings	Symbol	Reference	Description	Min	Тур	Мах	Unit s
0b000	RefPower = high Opamp bias = high	V _{REFHI}	Ref High	V _{DD} /2 + Bandgap	V _{DD} /2 + 1.229	V _{DD} /2 + 1.290	V _{DD} /2 + 1.346	V
		V _{AGND}	AGND	V _{DD} /2	V _{DD} /2 – 0.038	V _{DD} /2	V _{DD} /2 + 0.040	V
		V _{REFLO}	Ref Low	V _{DD} /2 – Bandgap	V _{DD} /2 – 1.356	V _{DD} /2 – 1.295	V _{DD} /2 – 1.218	V
	RefPower = high Opamp bias = low	V _{REFHI}	Ref High	V _{DD} /2 + Bandgap	V _{DD} /2 + 1.220	V _{DD} /2 + 1.292	V _{DD} /2 + 1.348	V
		V _{AGND}	AGND	V _{DD} /2	V _{DD} /2 – 0.036	V _{DD} /2	V _{DD} /2 + 0.036	V
		V _{REFLO}	Ref Low	V _{DD} /2 – Bandgap	V _{DD} /2 – 1.357	V _{DD} /2 – 1.297	V _{DD} /2 – 1.225	V
	RefPower = medium	V _{REFHI}	Ref High	V _{DD} /2 + Bandgap	V _{DD} /2 + 1.221	V _{DD} /2 + 1.293	V _{DD} /2 + 1.351	V
	Opamp bias = high	V _{AGND}	AGND	V _{DD} /2	V _{DD} /2 – 0.036	V _{DD} /2	V _{DD} /2 + 0.036	V
		V _{REFLO}	Ref Low	V _{DD} /2 – Bandgap	V _{DD} /2 – 1.357	V _{DD} /2 – 1.298	V _{DD} /2 – 1.228	V
	RefPower = medium	V _{REFHI}	Ref High	V _{DD} /2 + Bandgap	V _{DD} /2 + 1.219	V _{DD} /2 + 1.293	V _{DD} /2 + 1.353	V
	Opamp bias = low	V _{AGND}	AGND	V _{DD} /2	V _{DD} /2 – 0.037	V _{DD} /2 – 0.001	V _{DD} /2 + 0.036	V
		V _{REFLO}	Ref Low	V _{DD} /2 – Bandgap	V _{DD} /2 – 1.359	V _{DD} /2 – 1.299	V _{DD} /2 – 1.229	V

Table 19. 5-V DC Analog Reference Specifications



Table 20. 3.3-V DC Analog Reference Specifications (continue
--

Refer- ence ARF_CR [5:3]	Reference Power Settings	Symbol	Reference	Description	Min	Тур	Мах	Unit s
0b110	RefPower = high	V _{REFHI}	Ref High	2 × Bandgap	2.510	2.595	2.655	V
	Opamp bias = high	V _{AGND}	AGND	Bandgap	1.276	1.301	1.332	V
		V _{REFLO}	Ref Low	V _{SS}	V _{SS}	V _{SS} + 0.006	V _{SS} + 0.031	V
	RefPower = high	V _{REFHI}	Ref High	2 × Bandgap	2.513	2.594	2.656	V
	Opamp bias = low	V _{AGND}	AGND	Bandgap	1.275	1.301	1.331	V
		V _{REFLO}	Ref Low	V _{SS}	V _{SS}	V _{SS} + 0.004	V _{SS} + 0.021	V
	RefPower =	V _{REFHI}	Ref High	2 × Bandgap	2.516	2.595	2.657	V
	medium Opamp bias = high	V _{AGND}	AGND	Bandgap	1.275	1.301	1.331	V
	Opamp bias – nigh	V _{REFLO}	Ref Low	V _{SS}	V _{SS}	V _{SS} + 0.003	V _{SS} + 0.017	V
	RefPower =	V _{REFHI}	Ref High	2 × Bandgap	2.520	2.595	2.658	V
	medium Opamp bias = low	V _{AGND}	AGND	Bandgap	1.275	1.300	1.331	V
	Opamp blas – low	V _{REFLO}	Ref Low	V _{SS}	V _{SS}	V _{SS} + 0.002	V _{SS} + 0.015	V
0b111	All power settings. Not allowed for 3.3 V.	-	-	-	-	-	_	-

11.3.8 DC Analog PSoC Block Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and $-40 \text{ °C} \le T_A \le 85 \text{ °C}$, or 3.0 V to 3.6 V and $-40 \text{ °C} \le T_A \le 85 \text{ °C}$, respectively. Typical parameters are measured at 5 V and 3.3 V at 25 °C and are for design guidance only.

Table 21. DC Analog PSoC Block Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
R _{CT}	Resistor unit value (continuous time)	-	12.2	-	kΩ	
C _{SC}	Capacitor unit value (switched capacitor)	-	80	-	fF	

11.3.9 DC POR and LVD Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and –40 °C \leq T_A \leq 85 °C, or 3.0 V to 3.6 V and –40 °C \leq T_A \leq 85 °C, respectively. Typical parameters are measured at 5 V or 3.3 V at 25 °C and are for design guidance only.



Table 25. AC Chip Level Specifications (continued)

Symbol	Description	Min	Тур	Max	Units	Notes
t _{POWERUP}	Time from end of POR to CPU executing code	-	16	100	ms	Power-up from 0 V. See the System Resets section of the PSoC Technical Reference Manual.
t _{jit_IMO} [32]	24 MHz IMO cycle-to-cycle jitter (RMS)	—	200	1200	ps	
	24 MHz IMO long term N cycle-to-cycle jitter (RMS)	-	900	6000	ps	N=32
	24 MHz IMO period jitter (RMS)	-	200	900	ps	


11.4.2 AC GPIO Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and -40 °C \leq T_A \leq 85 °C, or 3.0 V to 3.6 V and -40 °C \leq T_A \leq 85 °C, respectively. Typical parameters are measured at 5 V and 3.3 V at 25 °C and are for design guidance only.

Table 26. AC GPIO Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
F _{GPIO}	GPIO operating frequency	0	-	12	MHz	Normal strong mode
t _{RiseF}	Rise time, normal strong mode, Cload = 50 pF	3	-	18	ns	V _{DD} = 4.5 to 5.25 V, 10% to 90%
t _{FallF}	Fall time, normal strong mode, Cload = 50 pF	2	-	18	ns	V _{DD} = 4.5 to 5.25 V, 10% to 90%
t _{RiseS}	Rise time, slow strong mode, Cload = 50 pF	10	27	-	ns	V _{DD} = 3 to 5.25 V, 10% to 90%
t _{FallS}	Fall time, slow strong mode, Cload = 50 pF	10	22	-	ns	V _{DD} = 3 to 5.25 V, 10% to 90%

Figure 12. GPIO Timing Diagram



Notes

- 29. 4.75 V < V_{DD} < 5.25 V. 30. 3.0 V < V_{DD} < 3.6 V. See application note Adjusting PSoC[®] Trims for 3.3 V and 2.7 V Operation AN2012 for information on trimming for operation at 3.3 V. 31. See the individual user module datasheets for information on maximum frequencies for user modules.

32. Refer to Cypress Jitter Specifications application note, Understanding Datasheet Jitter Specifications for Cypress Timing Products – AN5054 for more information.



11.4.3 AC Full Speed USB Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and $-10 \degree C \le T_A \le 85 \degree C$, or 3.0 V to 3.6 V and $-10 \degree C \le T_A \le 85 \degree C$, respectively. Typical parameters are measured at 5 V and 3.3 V at 25 °C and are for design guidance only.

Table 27. AC Full Speed (12 Mbps) USB Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
t _{RFS}	Transition rise time	4	-	20	ns	For 50 pF load
t _{FSS}	Transition fall time	4	-	20	ns	For 50 pF load
t _{RFMFS}	Rise/fall time matching: (t _{R/} t _F)	90	-	111	%	For 50 pF load
t _{DRATEFS}	Full speed data rate	12-0.25%	12	12 + 0.25%	Mbps	





11.4.9 AC Programming Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and –40 °C \leq T_A \leq 85 °C, or 3.0 V to 3.6 V and –40 °C \leq T_A \leq 85 °C, respectively. Typical parameters are measured at to 5 V and 3.3 V at 25 °C and are for design guidance only.

Symbol	Description	Min	Тур	Max	Units	Notes
t _{RSCLK}	Rise time of SCLK	1	-	20	ns	
t _{FSCLK}	Fall time of SCLK	1	-	20	ns	
t _{SSCLK}	Data setup time to falling edge of SCLK	40	-	_	ns	
t _{HSCLK}	Data hold time from falling edge of SCLK	40	-	-	ns	
F _{SCLK}	Frequency of SCLK	0	-	8	MHz	
t _{ERASEB}	Flash erase time (block)	-	10	_	ms	
t _{WRITE}	Flash block write time	-	40	-	ms	
t _{DSCLK}	Data out delay from falling edge of SCLK	-	-	45	ns	V _{DD} > 3.6
t _{DSCLK3}	Data out delay from falling edge of SCLK	-	-	50	ns	$3.0 \leq V_{DD} \leq 3.6$
t _{ERASEALL}	Flash erase time (bulk)	-	40	-	ms	Erase all blocks and protection fields at once
t _{PROGRAM_HOT}	Flash block erase + flash block write time	-	-	100 ^[34]	ms	$0~^{\circ}C \leq Tj \leq 100~^{\circ}C$
^t PROGRAM_COLD	Flash block erase + flash block write time	-	-	200 ^[34]	ms	-40 °C \leq Tj \leq 0 °C

Table 35. AC Programming Specifications

Note

34. For the full industrial range, the user must employ a temperature sensor user module (FlashTemp) and feed the result to the temperature argument before writing. See the Flash APIs application note Design Aids – Reading and Writing PSoC[®] Flash – AN2015 for more information.



- Getting Started guide
- USB 2.0 cable

12.4.2 CY3207ISSP In-System Serial Programmer (ISSP)

The CY3207ISSP is a production programmer. It includes protection circuitry and an industrial case that is more robust than the MiniProg in a production-programming environment.

Note: CY3207ISSP needs special software and is not compatible with PSoC Programmer. The kit includes:

12.5 Accessories (Emulation and Programming)

Table 39. Emulation and Programming Accessories

- CY3207 programmer unit
- PSoC ISSP software CD
- 110 ~ 240 V power supply, Euro-Plug adapter
- USB 2.0 cable

Part #	Pin Package	Flex-Pod Kit ^[38]	Foot Kit ^[39]	Adapter ^[40]
CY8C24794-24LQXI	56-pin QFN	CY3250-24X94QFN		Adapters can be found at http://www.emulation.com.

Notes

^{38.} Flex-Pod kit includes a practice flex-pod and a practice PCB, in addition to two flex-pods.

Foot kit includes upted a product for both and product for both anget PCB.
 Foot kit includes surface mount feet that are soldered to the target PCB.
 Programming adapter converts non-DIP package to DIP footprint. Specific details and ordering information for each of the adapters are found at http://www.emulation.com.






Figure 19. 68-pin QFN (8 × 8 × 1.0 mm) LT68 5.7 × 5.7 E-Pad (Sawn Type) Package Outline, 001-09618

NOTES:

1. 🗱 HATCH AREA IS SOLDERABLE EXPOSED METAL.

2. REFERENCE JEDEC#: MO-220

- 3. PACKAGE WEIGHT: $17 \pm 2mg$
- 4. ALL DIMENSIONS ARE IN MILLIMETERS

001-09618 *E



16. Document Conventions

16.1 Units of Measure

Symbol	Unit of Measure	Symbol	Unit of Measure
°C	degree Celsius	mV	millivolt
dB	decibels	nA	nanoampere
fF	femtofarad	ns	nanosecond
kHz	kilohertz	nV	nanovolt
kΩ	kilohms	Ω	ohms
MHz	megahertz	рА	picoampere
μΑ	microampere	pF	picofarad
μs	microsecond	ps	picosecond
μV	microvolt	%	percent
mA	milliampere	rt-Hz	root hertz
mm	millimeter	V	volt
ms	millisecond	W	watt

16.2 Numeric Conventions

Hexadecimal numbers are represented with all letters in uppercase with an appended lowercase 'h' (for example, '14h' or '3Ah'). Hexadecimal numbers may also be represented by a '0x' prefix, the C coding convention. Binary numbers have an appended lowercase 'b' (for example, '01010100b' or '01000011b'). Numbers not indicated by an 'h' or 'b' are decimal.

17. Glossary

active high	6. A logic signal having its asserted state as the logic 1 state.7. A logic signal having the logic 1 state as the higher voltage of the two states.
analog blocks	The basic programmable opamp circuits. These are SC (switched capacitor) and CT (continuous time) blocks. These blocks can be interconnected to provide ADCs, DACs, multi-pole filters, gain stages, and much more.
analog-to-digital (ADC)	A device that changes an analog signal to a digital signal of corresponding magnitude. Typically, an ADC converts a voltage to a digital number. The digital-to-analog (DAC) converter performs the reverse operation.
API (Application Programming Interface)	A series of software routines that comprise an interface between a computer application and lower level services and functions (for example, user modules and libraries). APIs serve as building blocks for programmers that create software applications.
asynchronous	A signal whose data is acknowledged or acted upon immediately, irrespective of any clock signal.
Bandgap reference	A stable voltage reference design that matches the positive temperature coefficient of VT with the negative temperature coefficient of VBE, to produce a zero temperature coefficient (ideally) reference.
bandwidth	 The frequency range of a message or information processing system measured in hertz. The width of the spectral region over which an amplifier (or absorber) has substantial gain (or loss); it is sometimes represented more specifically as, for example, full width at half maximum.
bias	1. A systematic deviation of a value from a reference value.
	2. The amount by which the average of a set of values departs from a reference value.
	3. The electrical, mechanical, magnetic, or other force (field) applied to a device to establish a reference level to operate the device.



17. Glossary (continued)

external reset (XRES)	An active high signal that is driven into the PSoC device. It causes all operation of the CPU and blocks to stop and return to a pre-defined state.				
flash	An electrically programmable and erasable, non-volatile technology that provides users with the programmability and data storage of EPROMs, plus in-system erasability. Non-volatile means that the data is retained when power is off.				
Flash block	The smallest amount of Flash ROM space that may be programmed at one time and the smallest amount of Flash space that may be protected. A Flash block holds 64 bytes.				
frequency	The number of cycles or events per unit of time, for a periodic function.				
gain	The ratio of output current, voltage, or power to input current, voltage, or power, respectively. Gain is usually expressed in dB.				
I ² C	A two-wire serial computer bus by Philips Semiconductors (now NXP Semiconductors). I2C is an Inter-Integrated Circuit. It is used to connect low-speed peripherals in an embedded system. The original system was created in the early 1980s as a battery control interface, but it was later used as a simple internal bus system for building control electronics. I2C uses only two bi-directional pins, clock and data, both running at +5V and pulled high with resistors. The bus operates at 100 kbits/second in standard mode and 400 kbits/second in fast mode.				
ICE	The in-circuit emulator that allows users to test the project in a hardware environment, while viewing the debugging device activity in a software environment (PSoC Designer).				
input/output (I/O)	A device that introduces data into or extracts data from a system.				
interrupt	A suspension of a process, such as the execution of a computer program, caused by an event external to that process, and performed in such a way that the process can be resumed.				
interrupt service routine (ISR)	A block of code that normal code execution is diverted to when the M8C receives a hardware interrupt. Many interrupt sources may each exist with its own priority and individual ISR code block. Each ISR code block ends with the RETI instruction, returning the device to the point in the program where it left normal program execution.				
jitter	1. A misplacement of the timing of a transition from its ideal position. A typical form of corruption that occurs on serial data streams.				
	The abrupt and unwanted variations of one or more signal characteristics, such as the interval between successive pulses, the amplitude of successive cycles, or the frequency or phase of successive cycles.				
low-voltage detect (LVD)	A circuit that senses V_{DD} and provides an interrupt to the system when V_{DD} falls lower than a selected threshold.				
M8C	An 8-bit Harvard-architecture microprocessor. The microprocessor coordinates all activity inside a PSoC by interfacing to the Flash, SRAM, and register space.				
master device	A device that controls the timing for data exchanges between two devices. Or when devices are cascaded in width, the master device is the one that controls the timing for data exchanges between the cascaded devices and an external interface. The controlled device is called the <i>slave device</i> .				
microcontroller	An integrated circuit chip that is designed primarily for control systems and products. In addition to a CPU, a microcontroller typically includes memory, timing circuits, and IO circuitry. The reason for this is to permit the realization of a controller with a minimal quantity of chips, thus achieving maximal possible miniaturization. This in turn, reduces the volume and the cost of the controller. The microcontroller is normally not used for general-purpose computation as is a microprocessor.				
mixed-signal	The reference to a circuit containing both analog and digital techniques and components.				



3. PMA Index Register fails to auto-increment with CPU_Clock set to SysClk/1 (24 MHz).

■ PROBLEM DEFINITION

When the device is operating at 4.75 to 5.25 V and the CPU_Clock is set to SysClk/1 (24 MHz), the USB PMA Index Register may fail to increment automatically when used in an OUT endpoint configuration at Full-Speed. When the application program attempts to use the bReadOutEP() function the first byte in the PMA buffer is always returned.

TRIGGER CONDITION(S)

An internal flip-flop hold problem associated with Index Register increment function. All reads of the associated RAM originate from the first byte. The hold problem has no impact on other circuits or functions within the device.

WORKAROUND

To make certain that the index register properly increments, set the CPU_Clock to SysClk/2 (12 MHz) during the read of the PMA buffer. An example for the clock adjustment method is listed below.

PSoC Designer[™] 4.3 User Module workaround: PSoC Designer Release 4.3 and subsequent releases includes a revised full-speed USB User Module with the revised firmware work-around included (see example below).

```
;;
;; 24 MHz read PMA workaround
;;
M8C SetBank1
mov A, reg[OSC CR0]
push A
and A, 0xf8 ;clear the clock bits (briefly chg the cpu clk to 3 MHz)
or A, 0x02 ;will set clk to 12Mhz
mov reg[OSC CR0], A ; clk is now set at 12 MHz
M8C SetBank0
.loop:
   mov A, reg[PMA0_DR] ; Get the data from the PMA space
   mov [X], A ; save it in data array
   inc X ; increment the pointer
   dec [USB APITemp+1] ; decrement the counter
   jnz .loop ; wait for count to zero out
;;
;; 24MHz read PMA workaround (back to previous clock speed)
;;
pop A ; recover previous reg[OSC CR0] value
M8C SetBank1
mov reg[OSC CR0], A ; clk is now set at previous value
M8C SetBank0
;;
     end 24Mhz read PMA workaround
;;
```



19. Document History Page

Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	133189	NWJ	01/27/2004	New silicon and new document – Advance datasheet.
*A	251672	SFV	See ECN	First Preliminary datasheet. Changed title to encompass only the CY8C24794 because the CY8C24494 and CY8C24694 are not being offered by Cypress.
*В	289742	HMT	See ECN	Add standard DS items from SFV memo. Add Analog Input Mux on pinouts. 2 MACs. Change 512 bytes of SRAM to 1 K. Add dimension key to package. Remove HAPI. Update diagrams, registers and specs.
*C	335236	НМТ	See ECN	Add CY logo. Update CY copyright. Update new CY.com URLs. Re-add ISSP programming pinout notation. Add Reflow Temp. table. Update features (MAC, Oscillator, and voltage range), registers (INT_CLR2/MSK2, second MAC), and specs. (Rext, IMO, analog output buffer).
*D	344318	HMT	See ECN	Add new color and logo. Expand analog arch. diagram. Fix I/O #. Update Electrical Specifications.
*E	346774	HMT	See ECN	Add USB temperature specifications. Make datasheet Final.
*F	349566	HMT	See ECN	Remove USB logo. Add URL to preferred dimensions for mounting MLF packages.
*G	393164	HMT	See ECN	Add new device, CY8C24894 56-pin MLF with XRES pin. Add Fimousb3v char. to specs. Upgrade to CY Perform logo and update corporate address and copyright.
*H	469243	НМТ	See ECN	Add ISSP note to pinout tables. Update typical and recommended Storage Temperature per industrial specs. Update Low Output Level maximum I/OL budget. Add FLS_PR1 to Register Map Bank 1 for users to specify which Flash bank should be used for SROM operations. Add two new devices for a 68-pin QFN and 100-ball VFBGA under RPNs: CY8C24094 and CY8C24994. Add two packages for 68-pin QFN. Add OCD non-production pinouts and package diagrams. Update CY branding and QFN convention. Add new Dev. Tool section. Update copyright and trademarks.
*	561158	HMT	See ECN	Add Low Power Comparator (LPC) AC/DC electrical spec. tables. Add CY8C20x34 to PSoC Device Characteristics table. Add detailed dimensions to 56-pin QFN package diagram and update revision. Secure one package diagram/manufacturing per QFN. Update emulation pod/feet kit part numbers. Fix pinout type-o per TestTrack.
*J	728238	НМТ	See ECN	Add CapSense SNR requirement reference. Update figure standards. Update Technical Training paragraphs. Add QFN package clarifications and dimensions. Update ECN-ed Amkor dimensioned QFN package diagram revisions. Reword SNR reference. Add new 56-pin QFN spec.
*K	2552459	AZIE / PYRS	08/14/08	Add footnote on AGND descriptions to avoid using P2[4] for digital signaling as it may add noise to AGND. Remove reference to CMP_GO_EN1 in Map Bank 1 Table on Address 65; this register has no functionality on 24xxx. Add footnote on die sales. Add description 'Optional External Clock Input' on P1[4] to match description of P1[4].
*L	2616550	OGNE / PYRS	12/05/08	Updated Programmable Pin Configuration detail. Changed title from PSoC® Mixed-Signal Array to PSoC® Programmable System-on-Chip™
*M	2657956	DPT / PYRS	02/11/09	Added package diagram 001-09618 and updated Ordering Information table



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

ARM [®] Cortex [®] Microcontrollers	cypress.com/arm
Automotive	cypress.com/automotive
Clocks & Buffers	cypress.com/clocks
Interface	cypress.com/interface
Internet of Things	cypress.com/iot
Memory	cypress.com/memory
Microcontrollers	cypress.com/mcu
PSoC	cypress.com/psoc
Power Management ICs	cypress.com/pmic
Touch Sensing	cypress.com/touch
USB Controllers	cypress.com/usb
Wireless Connectivity	cypress.com/wireless

PSoC[®] Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP| PSoC 6

Cypress Developer Community

Forums | WICED IOT Forums | Projects | Video | Blogs | Training | Components

Technical Support

cypress.com/support

© Cypress Semiconductor Corporation, 2004-2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or of affect its safety or effectiveness. Cypress products. You shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.