

Welcome to [E-XFL.COM](https://www.e-xfl.com)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

| | |
|----------------------------|---|
| Product Status | Obsolete |
| Core Processor | M8C |
| Core Size | 8-Bit |
| Speed | 24MHz |
| Connectivity | I ² C, SPI, UART/USART, USB |
| Peripherals | POR, PWM, WDT |
| Number of I/O | 56 |
| Program Memory Size | 16KB (16K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 1K x 8 |
| Voltage - Supply (Vcc/Vdd) | 3V ~ 5.25V |
| Data Converters | A/D 48x14b; D/A 2x9b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 100-VFBGA |
| Supplier Device Package | 100-VFBGA (6x6) |
| Purchase URL | https://www.e-xfl.com/product-detail/infineon-technologies/cy8c24994-24bvxit |

4. Contents

| | |
|--|-----------|
| PSOC FUNCTIONAL OVERVIEW | 4 |
| The PSoC Core | 4 |
| The Digital System | 4 |
| The Analog System | 5 |
| Additional System Resources | 6 |
| PSoC Device Characteristics | 6 |
| GETTING STARTED | 7 |
| Application Notes | 7 |
| Development Kits | 7 |
| Training | 7 |
| CYPros Consultants | 7 |
| Solutions Library | 7 |
| Technical Support | 7 |
| DEVELOPMENT TOOLS | 7 |
| PSoC Designer Software Subsystems | 7 |
| DESIGNING WITH PSOC DESIGNER | 8 |
| Select User Modules | 8 |
| Configure User Modules | 8 |
| Organize and Connect | 8 |
| Generate, Verify, and Debug | 8 |
| PIN INFORMATION | 9 |
| 56-Pin Part Pinout | 9 |
| 56-Pin Part Pinout (with XRES) | 10 |
| 68-Pin Part Pinout | 11 |
| 68-Pin Part Pinout (On-Chip Debug) | 12 |
| 100-Ball VFBGA Part Pinout | 13 |
| 100-Ball VFBGA Part Pinout (On-Chip Debug) | 15 |
| 100-Pin Part Pinout (On-Chip Debug) | 17 |
| REGISTER REFERENCE | 19 |
| Register Conventions | 19 |
| Register Mapping Tables | 19 |
| Register Map Bank 0 Table: User Space | 20 |
| Register Map Bank 1 Table: Configuration Space | 21 |
| ELECTRICAL SPECIFICATIONS | 22 |
| Absolute Maximum Ratings | 22 |
| Operating Temperature | 23 |
| DC Electrical Characteristics | 23 |
| AC Electrical Characteristics | 37 |
| Thermal Impedance | 45 |
| Solder Reflow Peak Specifications | 45 |
| DEVELOPMENT TOOL SELECTION | 46 |
| Software | 46 |
| Development Kits | 46 |
| Evaluation Tools | 46 |

5. PSoC Functional Overview

The PSoC family consists of many devices with on-chip controllers. These devices are designed to replace multiple traditional MCU-based system components with one low-cost single-chip programmable component. A PSoC device includes configurable blocks of analog and digital logic, and programmable interconnect. This architecture makes it possible for you to create customized peripheral configurations, to match the requirements of each individual application. Additionally, a fast central processing unit (CPU), flash program memory, SRAM data memory, and configurable I/O are included in a range of convenient pinouts.

The PSoC architecture, shown in “[Logic Block Diagram](#)” on page 1, consists of four main areas: the core, the system resources, the digital system, and the analog system. Configurable global bus resources allow combining all of the device resources into a complete custom system. Each CY8C24x94 PSoC device includes four digital blocks and six analog blocks. Depending on the PSoC package, up to 56 GPIOs are also included. The GPIOs provide access to the global digital and analog interconnects.

5.1 The PSoC Core

The PSoC core is a powerful engine that supports a rich instruction set. It encompasses SRAM for data storage, an interrupt controller, sleep and watchdog timers, and internal main oscillator (IMO) and internal low-speed oscillator (ILO). The CPU core, called the M8C, is a powerful processor with speeds up to 24 MHz. The M8C is a four-million instructions per second (MIPS) 8-bit Harvard-architecture microprocessor.

System resources provide these additional capabilities:

- Digital clocks for increased flexibility
- I²C functionality to implement an I²C master and slave
- An internal voltage reference, multi-master, that provides an absolute value of 1.3 V to a number of PSoC subsystems
- A switch-mode pump (SMP) that generates normal operating voltages from a single battery cell
- Various system resets supported by the M8C

The digital system consists of an array of digital PSoC blocks that may be configured into any number of digital peripherals. The digital blocks are connected to the GPIOs through a series of global buses. These buses can route any signal to any pin, freeing designs from the constraints of a fixed peripheral controller.

The analog system consists of six analog PSoC blocks, supporting comparators, and analog-to-digital conversion up to 10-bits of precision.

5.2 The Digital System


The digital system consists of four digital PSoC blocks. Each block is an 8-bit resource that is used alone or combined with other blocks to form 8-, 16-, 24-, and 32-bit peripherals, which are called user modules. Digital peripheral configurations include:

- PWMs (8- to 32-bit)
- PWMs with dead band (8- to 32-bit)
- Counters (8- to 32-bit)
- Timers (8- to 32-bit)
- UART 8-bit with selectable parity
- SPI master and slave
- I²C slave and multi-master
- CRC/generator (8-bit)
- IrDA
- PRS generators (8- to 32-bit)

The digital blocks are connected to any GPIO through a series of global buses that can route any signal to any pin. The buses also allow for signal multiplexing and for performing logic operations. This configurability frees your designs from the constraints of a fixed peripheral controller.

Digital blocks are provided in rows of four, where the number of blocks varies by PSoC device family. This allows the optimum choice of system resources for your application. Family resources are shown in [Table 1 on page 7](#).

Figure 2. Digital System Block Diagram



6. Getting Started

For in-depth information, along with detailed programming information, see the [Technical Reference Manual](#) for this PSoC device.

For up-to-date ordering, packaging, and electrical specification information, see the latest PSoC device datasheets on the web at <http://www.cypress.com>.

6.1 Application Notes

[Cypress application notes](#) are an excellent introduction to the wide variety of possible PSoC designs.

6.2 Development Kits

[PSoC Development Kits](#) are available online from and through a growing number of regional and global distributors, which include Arrow, Avnet, Digi-Key, Farnell, Future Electronics, and Newark.

6.3 Training

[Free PSoC technical training](#) (on demand, webinars, and workshops), which is available online via www.cypress.com,

covers a wide variety of topics and skill levels to assist you in your designs.

6.4 CYPros Consultants

Certified PSoC consultants offer everything from technical assistance to completed PSoC designs. To contact or become a PSoC consultant go to the [CYPros Consultants](#) web site.

6.5 Solutions Library

Visit our growing [library of solution-focused designs](#). Here you can find various application designs that include firmware and hardware design files that enable you to complete your designs quickly.

6.6 Technical Support

[Technical support](#) – including a searchable Knowledge Base articles and technical forums – is also available online. If you cannot find an answer to your question, call our Technical Support hotline at 1-800-541-4736.

7. Development Tools

PSoC Designer™ is the revolutionary Integrated Design Environment (IDE) that you can use to customize PSoC to meet your specific application requirements. PSoC Designer software accelerates system design and time to market. Develop your applications using a library of precharacterized analog and digital peripherals (called user modules) in a drag-and-drop design environment. Then, customize your design by leveraging the dynamically generated application programming interface (API) libraries of code. Finally, debug and test your designs with the integrated debug environment, including in-circuit emulation and standard software debug features. PSoC Designer includes:

- Application editor graphical user interface (GUI) for device and user module configuration and dynamic reconfiguration
- Extensive user module catalog
- Integrated source-code editor (C and assembly)
- Free C compiler with no size restrictions or time limits
- Built-in debugger
- In-circuit emulation
- Built-in support for communication interfaces:
 - Hardware and software I²C slaves and masters
 - Full speed USB 2.0
 - Up to four full-duplex universal asynchronous receiver/transmitters (UARTs), SPI master and slave, and wireless

PSoC Designer supports the entire library of PSoC 1 devices and runs on Windows XP, Windows Vista, and Windows 7.

7.1 PSoC Designer Software Subsystems

7.1.1 Design Entry

In the chip-level view, choose a base device to work with. Then select different onboard analog and digital components that use

the PSoC blocks, which are called user modules. Examples of user modules are analog-to-digital converters (ADCs), digital-to-analog converters (DACs), amplifiers, and filters. Configure the user modules for your chosen application and connect them to each other and to the proper pins. Then generate your project. This prepopulates your project with APIs and libraries that you can use to program your application.

The tool also supports easy development of multiple configurations and dynamic reconfiguration. Dynamic reconfiguration makes it possible to change configurations at run time. In essence, this allows you to use more than 100 percent of PSoC's resources for an application.

7.1.2 Code Generation Tools

The code generation tools work seamlessly within the PSoC Designer interface and have been tested with a full range of debugging tools. You can develop your design in C, assembly, or a combination of the two.

Assemblers. The assemblers allow you to merge assembly code seamlessly with C code. Link libraries automatically use absolute addressing or are compiled in relative mode, and are linked with other software modules to get absolute addressing.

C Language Compilers. C language compilers are available that support the PSoC family of devices. The products allow you to create complete C programs for the PSoC family devices. The optimizing C compilers provide all of the features of C, tailored to the PSoC architecture. They come complete with embedded libraries providing port and bus operations, standard keypad and display support, and extended math functionality.

7.1.3 Debugger

PSoC Designer has a debug environment that provides hardware in-circuit emulation, allowing you to test the program in a physical system while providing an internal view of the PSoC device. Debugger commands allow you to read and program and

9.5 100-Ball VFBGA Part Pinout

The 100-ball VFBGA part is for the CY8C24994 PSoC device.

Table 6. 100-Ball Part Pinout (VFBGA^[15])

| Pin No. | Digital | Analog | Name | Description | Pin No. | Digital | Analog | Name | Description |
|---------|---------|--------|-----------------|---|---------|---------|--------|-----------------|---|
| A1 | Power | | V _{SS} | Ground connection | F1 | | | NC | No connection. Pin must be left floating |
| A2 | Power | | V _{SS} | Ground connection | F2 | I/O | M | P5[7] | |
| A3 | | | NC | No connection. Pin must be left floating | F3 | I/O | M | P3[5] | |
| A4 | | | NC | No connection. Pin must be left floating | F4 | I/O | M | P5[1] | |
| A5 | | | NC | No connection. Pin must be left floating | F5 | Power | | V _{SS} | Ground connection |
| A6 | Power | | V _{DD} | Supply voltage | F6 | Power | | V _{SS} | Ground connection |
| A7 | | | NC | No connection. Pin must be left floating | F7 | I/O | M | P5[0] | |
| A8 | | | NC | No connection. Pin must be left floating | F8 | I/O | M | P3[0] | |
| A9 | Power | | V _{SS} | Ground connection | F9 | | | XRES | Active high pin reset with internal pull-down |
| A10 | Power | | V _{SS} | Ground connection | F10 | I/O | | P7[1] | |
| B1 | Power | | V _{SS} | Ground connection | G1 | | | NC | No connection. Pin must be left floating |
| B2 | Power | | V _{SS} | Ground connection | G2 | I/O | M | P5[5] | |
| B3 | I/O | I, M | P2[1] | Direct switched capacitor block input | G3 | I/O | M | P3[3] | |
| B4 | I/O | I, M | P0[1] | Analog column mux input | G4 | I/O | M | P1[7] | I ² C SCL |
| B5 | I/O | I, M | P0[7] | Analog column mux input | G5 | I/O | M | P1[1] | I ² C SCL, ISSP SCLK ^[16] |
| B6 | Power | | V _{DD} | Supply voltage | G6 | I/O | M | P1[0] | I ² C SDA, ISSP SDA ^[16] |
| B7 | I/O | I, M | P0[2] | Analog column mux input | G7 | I/O | M | P1[6] | |
| B8 | I/O | I, M | P2[2] | Direct switched capacitor block input | G8 | I/O | M | P3[4] | |
| B9 | Power | | V _{SS} | Ground connection | G9 | I/O | M | P5[6] | |
| B10 | Power | | V _{SS} | Ground connection | G10 | I/O | | P7[2] | |
| C1 | | | NC | No connection. Pin must be left floating | H1 | | | NC | No connection. Pin must be left floating |
| C2 | I/O | M | P4[1] | | H2 | I/O | M | P5[3] | |
| C3 | I/O | M | P4[7] | | H3 | I/O | M | P3[1] | |
| C4 | I/O | M | P2[7] | | H4 | I/O | M | P1[5] | I ² C SDA |
| C5 | I/O | I/O, M | P0[5] | Analog column mux input and column output | H5 | I/O | M | P1[3] | |
| C6 | I/O | I, M | P0[6] | Analog column mux input | H6 | I/O | M | P1[2] | |
| C7 | I/O | I, M | P0[0] | Analog column mux input | H7 | I/O | M | P1[4] | Optional EXTCLK |
| C8 | I/O | I, M | P2[0] | Direct switched capacitor block input | H8 | I/O | M | P3[2] | |
| C9 | I/O | M | P4[2] | | H9 | I/O | M | P5[4] | |
| C10 | | | NC | No connection. Pin must be left floating | H10 | I/O | | P7[3] | |
| D1 | | | NC | No connection. Pin must be left floating | J1 | Power | | V _{SS} | Ground connection |
| D2 | I/O | M | P3[7] | | J2 | Power | | V _{SS} | Ground connection |
| D3 | I/O | M | P4[5] | | J3 | USB | | D+ | |
| D4 | I/O | M | P2[5] | | J4 | USB | | D- | |
| D5 | I/O | I/O, M | P0[3] | Analog column mux input and column output | J5 | Power | | V _{DD} | Supply voltage |
| D6 | I/O | I, M | P0[4] | Analog column mux input | J6 | I/O | | P7[7] | |
| D7 | I/O | M | P2[6] | External VREF input | J7 | I/O | | P7[0] | |
| D8 | I/O | M | P4[6] | | J8 | I/O | M | P5[2] | |
| D9 | I/O | M | P4[0] | | J9 | Power | | V _{SS} | Ground connection |
| D10 | | | NC | No connection. Pin must be left floating | J10 | Power | | V _{SS} | Ground connection |
| E1 | | | NC | No connection. Pin must be left floating | K1 | Power | | V _{SS} | Ground connection |
| E2 | | | NC | No connection. Pin must be left floating | K2 | Power | | V _{SS} | Ground connection |
| E3 | I/O | M | P4[3] | | K3 | | | NC | No connection. Pin must be left floating |
| E4 | I/O | I, M | P2[3] | Direct switched capacitor block input | K4 | | | NC | No connection. Pin must be left floating |
| E5 | Power | | V _{SS} | Ground connection | K5 | Power | | V _{DD} | Supply voltage |
| E6 | Power | | V _{SS} | Ground connection | K6 | I/O | | P7[6] | |
| E7 | I/O | M | P2[4] | External AGND input | K7 | I/O | | P7[5] | |
| E8 | I/O | M | P4[4] | | K8 | I/O | | P7[4] | |
| E9 | I/O | M | P3[6] | | K9 | Power | | V _{SS} | Ground connection |
| E10 | | | NC | No connection. Pin must be left floating | K10 | Power | | V _{SS} | Ground connection |

LEGEND A = Analog, I = Input, O = Output, M = Analog Mux Input, NC = No connection. Pin must be left floating.

10.4 Register Map Bank 1 Table: Configuration Space

| Name | Addr (1, Hex) | Access | Name | Addr (1, Hex) | Access | Name | Addr (1, Hex) | Access | Name | Addr (1, Hex) | Access |
|---------|---------------|--------|-----------|---------------|--------|----------|---------------|--------|-----------|---------------|--------|
| PRT0DM0 | 00 | RW | PMA0_WA | 40 | RW | ASC10CR0 | 80 | RW | USB/O_CR2 | C0 | RW |
| PRT0DM1 | 01 | RW | PMA1_WA | 41 | RW | ASC10CR1 | 81 | RW | USB_CR1 | C1 | # |
| PRT0IC0 | 02 | RW | PMA2_WA | 42 | RW | ASC10CR2 | 82 | RW | | | |
| PRT0IC1 | 03 | RW | PMA3_WA | 43 | RW | ASC10CR3 | 83 | RW | | | |
| PRT1DM0 | 04 | RW | PMA4_WA | 44 | RW | ASD11CR0 | 84 | RW | EP1_CR0 | C4 | # |
| PRT1DM1 | 05 | RW | PMA5_WA | 45 | RW | ASD11CR1 | 85 | RW | EP2_CR0 | C5 | # |
| PRT1IC0 | 06 | RW | PMA6_WA | 46 | RW | ASD11CR2 | 86 | RW | EP3_CR0 | C6 | # |
| PRT1IC1 | 07 | RW | PMA7_WA | 47 | RW | ASD11CR3 | 87 | RW | EP4_CR0 | C7 | # |
| PRT2DM0 | 08 | RW | | 48 | | | 88 | | | C8 | |
| PRT2DM1 | 09 | RW | | 49 | | | 89 | | | C9 | |
| PRT2IC0 | 0A | RW | | 4A | | | 8A | | | CA | |
| PRT2IC1 | 0B | RW | | 4B | | | 8B | | | CB | |
| PRT3DM0 | 0C | RW | | 4C | | | 8C | | | CC | |
| PRT3DM1 | 0D | RW | | 4D | | | 8D | | | CD | |
| PRT3IC0 | 0E | RW | | 4E | | | 8E | | | CE | |
| PRT3IC1 | 0F | RW | | 4F | | | 8F | | | CF | |
| PRT4DM0 | 10 | RW | PMA0_RA | 50 | RW | | 90 | | GDI_O_IN | D0 | RW |
| PRT4DM1 | 11 | RW | PMA1_RA | 51 | RW | ASD20CR1 | 91 | RW | GDI_E_IN | D1 | RW |
| PRT4IC0 | 12 | RW | PMA2_RA | 52 | RW | ASD20CR2 | 92 | RW | GDI_O_OU | D2 | RW |
| PRT4IC1 | 13 | RW | PMA3_RA | 53 | RW | ASD20CR3 | 93 | RW | GDI_E_OU | D3 | RW |
| PRT5DM0 | 14 | RW | PMA4_RA | 54 | RW | ASC21CR0 | 94 | RW | | D4 | |
| PRT5DM1 | 15 | RW | PMA5_RA | 55 | RW | ASC21CR1 | 95 | RW | | D5 | |
| PRT5IC0 | 16 | RW | PMA6_RA | 56 | RW | ASC21CR2 | 96 | RW | | D6 | |
| PRT5IC1 | 17 | RW | PMA7_RA | 57 | RW | ASC21CR3 | 97 | RW | | D7 | |
| | 18 | | | 58 | | | 98 | | MUX_CR0 | D8 | RW |
| | 19 | | | 59 | | | 99 | | MUX_CR1 | D9 | RW |
| | 1A | | | 5A | | | 9A | | MUX_CR2 | DA | RW |
| | 1B | | | 5B | | | 9B | | MUX_CR3 | DB | RW |
| PRT7DM0 | 1C | RW | | 5C | | | 9C | | | DC | |
| PRT7DM1 | 1D | RW | | 5D | | | 9D | | OSC_GO_EN | DD | RW |
| PRT7IC0 | 1E | RW | | 5E | | | 9E | | OSC_CR4 | DE | RW |
| PRT7IC1 | 1F | RW | | 5F | | | 9F | | OSC_CR3 | DF | RW |
| DBB00FN | 20 | RW | CLK_CR0 | 60 | RW | | A0 | | OSC_CR0 | E0 | RW |
| DBB00IN | 21 | RW | CLK_CR1 | 61 | RW | | A1 | | OSC_CR1 | E1 | RW |
| DBB00OU | 22 | RW | ABF_CR0 | 62 | RW | | A2 | | OSC_CR2 | E2 | RW |
| | 23 | | AMD_CR0 | 63 | RW | | A3 | | VLT_CR | E3 | RW |
| DBB01FN | 24 | RW | CMP_GO_EN | 64 | RW | | A4 | | VLT_CMP | E4 | R |
| DBB01IN | 25 | RW | | 65 | | | A5 | | | E5 | |
| DBB01OU | 26 | RW | AMD_CR1 | 66 | RW | | A6 | | | E6 | |
| | 27 | | ALT_CR0 | 67 | RW | | A7 | | | E7 | |
| DCB02FN | 28 | RW | | 68 | | | A8 | | IMO_TR | E8 | W |
| DCB02IN | 29 | RW | | 69 | | | A9 | | ILO_TR | E9 | W |
| DCB02OU | 2A | RW | | 6A | | | AA | | BDG_TR | EA | RW |
| | 2B | | | 6B | | | AB | | ECO_TR | EB | W |
| DCB03FN | 2C | RW | TMP_DR0 | 6C | RW | | AC | | MUX_CR4 | EC | RW |
| DCB03IN | 2D | RW | TMP_DR1 | 6D | RW | | AD | | MUX_CR5 | ED | RW |
| DCB03OU | 2E | RW | TMP_DR2 | 6E | RW | | AE | | | EE | |
| | 2F | | TMP_DR3 | 6F | RW | | AF | | | EF | |
| | 30 | | ACB00CR3 | 70 | RW | RDI0RI | B0 | RW | | F0 | |
| | 31 | | ACB00CR0 | 71 | RW | RDI0SYN | B1 | RW | | F1 | |
| | 32 | | ACB00CR1 | 72 | RW | RDI0IS | B2 | RW | | F2 | |
| | 33 | | ACB00CR2 | 73 | RW | RDI0LT0 | B3 | RW | | F3 | |
| | 34 | | ACB01CR3 | 74 | RW | RDI0LT1 | B4 | RW | | F4 | |
| | 35 | | ACB01CR0 | 75 | RW | RDI0RO0 | B5 | RW | | F5 | |
| | 36 | | ACB01CR1 | 76 | RW | RDI0RO1 | B6 | RW | | F6 | |
| | 37 | | ACB01CR2 | 77 | RW | | B7 | | CPU_F | F7 | RL |
| | 38 | | | 78 | | | B8 | | | F8 | |
| | 39 | | | 79 | | | B9 | | | F9 | |
| | 3A | | | 7A | | | BA | | | FA | |
| | 3B | | | 7B | | | BB | | | FB | |
| | 3C | | | 7C | | | BC | | | FC | |
| | 3D | | | 7D | | | BD | | DAC_CR | FD | RW |
| | 3E | | | 7E | | | BE | | CPU_SCR1 | FE | # |
| | 3F | | | 7F | | | BF | | CPU_SCR0 | FF | # |

Blank fields are reserved and should not be accessed.

Access is bit specific.

11.3.2 DC GPIO Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$, or 3.0 V to 3.6 V and $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$, respectively. Typical parameters are measured at 5 V and 3.3 V at 25°C and are for design guidance only.

Table 12. DC GPIO Specifications

| Symbol | Description | Min | Typ | Max | Units | Notes |
|-----------|-----------------------------------|----------------|-----|------|-----------|--|
| R_{PU} | Pull-up resistor | 4 | 5.6 | 8 | $k\Omega$ | |
| R_{PD} | Pull-down resistor | 4 | 5.6 | 8 | $k\Omega$ | |
| V_{OH} | High output level | $V_{DD} - 1.0$ | – | – | V | $I_{OH} = 10\text{ mA}$, $V_{DD} = 4.75\text{ V to } 5.25\text{ V}$ and $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$, or $V_{DD} = 3.0\text{ V to } 3.6\text{ V}$ and $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ (8 total loads, 4 on even port pins (for example, P0[2], P1[4]), 4 on odd port pins (for example, P0[3], P1[5])). 80 mA maximum combined I_{OH} budget. |
| V_{OL} | Low output level | – | – | 0.75 | V | $I_{OL} = 25\text{ mA}$, $V_{DD} = 4.75\text{ V to } 5.25\text{ V}$ and $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$, or $V_{DD} = 3.0\text{ V to } 3.6\text{ V}$ and $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ (8 total loads, 4 on even port pins (for example, P0[2], P1[4]), 4 on odd port pins (for example, P0[3], P1[5])). 200 mA maximum combined I_{OL} budget. |
| I_{OH} | High level source current | 10 | – | – | mA | $V_{OH} = V_{DD} - 1.0\text{ V}$, see the limitations of the total current in the note for V_{OH} |
| I_{OL} | Low level sink current | 25 | – | – | mA | $V_{OL} = 0.75\text{ V}$, see the limitations of the total current in the note for V_{OL} |
| V_{IL} | Input low level | – | – | 0.8 | V | $V_{DD} = 3.0\text{ to } 5.25$. |
| V_{IH} | Input high level | 2.1 | – | – | V | $V_{DD} = 3.0\text{ to } 5.25$. |
| V_H | Input hysteresis | – | 60 | – | mV | |
| I_{IL} | Input leakage (absolute value) | – | 1 | – | nA | Gross tested to $1\text{ }\mu\text{A}$. |
| C_{IN} | Capacitive load on pins as input | – | 3.5 | 10 | pF | Package and pin dependent. Temp = 25°C . |
| C_{OUT} | Capacitive load on pins as output | – | 3.5 | 10 | pF | Package and pin dependent. Temp = 25°C . |

Table 18. 3.3-V DC Analog Output Buffer Specifications

| Symbol | Description | Min | Typ | Max | Units | Notes |
|---------------|--|--|------------|--|------------------|--|
| C_L | Load Capacitance | – | – | 200 | pF | This specification applies to the external circuit that is being driven by the analog output buffer. |
| V_{OSOB} | Input offset voltage (absolute value) | – | 3 | 12 | mV | |
| TCV_{OSOB} | Average input offset voltage drift | – | +6 | – | $\mu V/^\circ C$ | |
| V_{CMOB} | Common mode input voltage range | 0.5 | – | $V_{DD} - 1.0$ | V | |
| R_{OUTOB} | Output resistance Power = low Power = high | – – | 1 1 | – – | W W | |
| $V_{OHIGHOB}$ | High output voltage swing (Load = 1 K ohms to $V_{DD}/2$) Power = low Power = high | $0.5 \times V_{DD} + 1.0$ $0.5 \times V_{DD} + 1.0$ | – – | – – | V V | |
| V_{LOWOB} | Low output voltage swing (Load = 1 K ohms to $V_{DD}/2$) Power = low Power = high | – – | – – | $0.5 \times V_{DD} - 1.0$ $0.5 \times V_{DD} - 1.0$ | V V | |
| I_{SOB} | Supply current including opamp bias cell (No load) Power = low Power = high | – – | 0.8 2.0 | 2.0 4.3 | mA mA | |
| $PSRR_{OB}$ | Supply voltage rejection ratio | 34 | 64 | – | dB | $(0.5 \times V_{DD} - 1.0) \leq V_{OUT} \leq (0.5 \times V_{DD} + 0.9)$. |

Table 19. 5-V DC Analog Reference Specifications (continued)

| Reference ARF_CR [5:3] | Reference Power Settings | Symbol | Reference | Description | Min | Typ | Max | Units |
|------------------------------|--|--------------------|-----------|--|---------------|---------------|---------------|-------|
| 0b011 | RefPower = high Opamp bias = high | V _{REFHI} | Ref High | 3 × Bandgap | 3.760 | 3.884 | 4.006 | V |
| | | V _{AGND} | AGND | 2 × Bandgap | 2.522 | 2.593 | 2.669 | V |
| | | V _{REFLO} | Ref Low | Bandgap | 1.252 | 1.299 | 1.342 | V |
| | RefPower = high Opamp bias = low | V _{REFHI} | Ref High | 3 × Bandgap | 3.766 | 3.887 | 4.010 | V |
| | | V _{AGND} | AGND | 2 × Bandgap | 2.523 | 2.594 | 2.670 | V |
| | | V _{REFLO} | Ref Low | Bandgap | 1.252 | 1.297 | 1.342 | V |
| | RefPower = medium Opamp bias = high | V _{REFHI} | Ref High | 3 × Bandgap | 3.769 | 3.888 | 4.013 | V |
| | | V _{AGND} | AGND | 2 × Bandgap | 2.523 | 2.594 | 2.671 | V |
| | | V _{REFLO} | Ref Low | Bandgap | 1.251 | 1.296 | 1.343 | V |
| 0b100 | RefPower = high Opamp bias = high | V _{REFHI} | Ref High | 2 × Bandgap + P2[6] (P2[6] = 1.3 V) | 2.483 + P2[6] | 2.582 + P2[6] | 2.674 + P2[6] | V |
| | | V _{AGND} | AGND | 2 × Bandgap | 2.522 | 2.593 | 2.669 | V |
| | | V _{REFLO} | Ref Low | 2 × Bandgap – P2[6] (P2[6] = 1.3 V) | 2.524 – P2[6] | 2.600 – P2[6] | 2.676 – P2[6] | V |
| | RefPower = high Opamp bias = low | V _{REFHI} | Ref High | 2 × Bandgap + P2[6] (P2[6] = 1.3 V) | 2.490 + P2[6] | 2.586 + P2[6] | 2.679 + P2[6] | V |
| | | V _{AGND} | AGND | 2 × Bandgap | 2.523 | 2.594 | 2.669 | V |
| | | V _{REFLO} | Ref Low | 2 × Bandgap – P2[6] (P2[6] = 1.3 V) | 2.523 – P2[6] | 2.598 – P2[6] | 2.675 – P2[6] | V |
| | RefPower = medium Opamp bias = high | V _{REFHI} | Ref High | 2 × Bandgap + P2[6] (P2[6] = 1.3 V) | 2.493 + P2[6] | 2.588 + P2[6] | 2.682 + P2[6] | V |
| | | V _{AGND} | AGND | 2 × Bandgap | 2.523 | 2.594 | 2.670 | V |
| | | V _{REFLO} | Ref Low | 2 × Bandgap – P2[6] (P2[6] = 1.3 V) | 2.523 – P2[6] | 2.597 – P2[6] | 2.675 – P2[6] | V |
| | RefPower = medium Opamp bias = low | V _{REFHI} | Ref High | 2 × Bandgap + P2[6] (P2[6] = 1.3 V) | 2.494 + P2[6] | 2.589 + P2[6] | 2.685 + P2[6] | V |
| | | V _{AGND} | AGND | 2 × Bandgap | 2.523 | 2.595 | 2.671 | V |
| | | V _{REFLO} | Ref Low | 2 × Bandgap – P2[6] (P2[6] = 1.3 V) | 2.522 – P2[6] | 2.596 – P2[6] | 2.676 – P2[6] | V |

Table 19. 5-V DC Analog Reference Specifications (continued)

| Reference ARF_CR [5:3] | Reference Power Settings | Symbol | Reference | Description | Min | Typ | Max | Units |
|------------------------------|--|--------------------|-----------|---|-----------------|-------------------------|-------------------------|-------|
| 0b101 | RefPower = high Opamp bias = high | V _{REFHI} | Ref High | P2[4] + Bandgap (P2[4] = V _{DD} /2) | P2[4] + 1.218 | P2[4] + 1.291 | P2[4] + 1.354 | V |
| | | V _{AGND} | AGND | P2[4] | P2[4] | P2[4] | P2[4] | – |
| | | V _{REFLO} | Ref Low | P2[4] – Bandgap (P2[4] = V _{DD} /2) | P2[4] – 1.335 | P2[4] – 1.294 | P2[4] – 1.237 | V |
| | RefPower = high Opamp bias = low | V _{REFHI} | Ref High | P2[4] + Bandgap (P2[4] = V _{DD} /2) | P2[4] + 1.221 | P2[4] + 1.293 | P2[4] + 1.358 | V |
| | | V _{AGND} | AGND | P2[4] | P2[4] | P2[4] | P2[4] | – |
| | | V _{REFLO} | Ref Low | P2[4] – Bandgap (P2[4] = V _{DD} /2) | P2[4] – 1.337 | P2[4] – 1.297 | P2[4] – 1.243 | V |
| | RefPower = medium Opamp bias = high | V _{REFHI} | Ref High | P2[4] + Bandgap (P2[4] = V _{DD} /2) | P2[4] + 1.222 | P2[4] + 1.294 | P2[4] + 1.360 | V |
| | | V _{AGND} | AGND | P2[4] | P2[4] | P2[4] | P2[4] | – |
| | | V _{REFLO} | Ref Low | P2[4] – Bandgap (P2[4] = V _{DD} /2) | P2[4] – 1.338 | P2[4] – 1.298 | P2[4] – 1.245 | V |
| | RefPower = medium Opamp bias = low | V _{REFHI} | Ref High | P2[4] + Bandgap (P2[4] = V _{DD} /2) | P2[4] + 1.221 | P2[4] + 1.294 | P2[4] + 1.362 | V |
| | | V _{AGND} | AGND | P2[4] | P2[4] | P2[4] | P2[4] | – |
| | | V _{REFLO} | Ref Low | P2[4] – Bandgap (P2[4] = V _{DD} /2) | P2[4] – 1.340 | P2[4] – 1.298 | P2[4] – 1.245 | V |
| 0b110 | RefPower = high Opamp bias = high | V _{REFHI} | Ref High | 2 × Bandgap | 2.513 | 2.593 | 2.672 | V |
| | | V _{AGND} | AGND | Bandgap | 1.264 | 1.302 | 1.340 | V |
| | | V _{REFLO} | Ref Low | V _{SS} | V _{SS} | V _{SS} + 0.008 | V _{SS} + 0.038 | V |
| | RefPower = high Opamp bias = low | V _{REFHI} | Ref High | 2 × Bandgap | 2.514 | 2.593 | 2.674 | V |
| | | V _{AGND} | AGND | Bandgap | 1.264 | 1.301 | 1.340 | V |
| | | V _{REFLO} | Ref Low | V _{SS} | V _{SS} | V _{SS} + 0.005 | V _{SS} + 0.028 | V |
| | RefPower = medium Opamp bias = high | V _{REFHI} | Ref High | 2 × Bandgap | 2.514 | 2.593 | 2.676 | V |
| | | V _{AGND} | AGND | Bandgap | 1.264 | 1.301 | 1.340 | V |
| | | V _{REFLO} | Ref Low | V _{SS} | V _{SS} | V _{SS} + 0.004 | V _{SS} + 0.024 | V |
| | RefPower = medium Opamp bias = low | V _{REFHI} | Ref High | 2 × Bandgap | 2.514 | 2.593 | 2.677 | V |
| | | V _{AGND} | AGND | Bandgap | 1.264 | 1.300 | 1.340 | V |
| | | V _{REFLO} | Ref Low | V _{SS} | V _{SS} | V _{SS} + 0.003 | V _{SS} + 0.021 | V |

Note The bits PORLEV and VM in the following table refer to bits in the VLT_CR register. See the [PSoC Technical Reference Manual](#) for more information on the VLT_CR register.

Table 22. DC POR and LVD Specifications

| Symbol | Description | Min | Typ | Max | Units | Notes |
|------------------------------------|--|------|------|----------------------|-------|-------|
| V _{PPOR0R} | V _{DD} value for PPOR trip (positive ramp) PORLEV[1:0] = 00b | – | 2.91 | – | V | |
| V _{PPOR1R} | PORLEV[1:0] = 01b | | 4.39 | | V | |
| V _{PPOR2R} | PORLEV[1:0] = 10b | | 4.55 | | V | |
| V _{PPOR0} ^[23] | V _{DD} value for PPOR trip (negative ramp) PORLEV[1:0] = 00b | – | 2.82 | – | V | |
| V _{PPOR1} ^[23] | PORLEV[1:0] = 01b | | 4.39 | | V | |
| V _{PPOR2} ^[23] | PORLEV[1:0] = 10b | | 4.55 | | V | |
| V _{PH0} | PPOR hysteresis PORLEV[1:0] = 00b | – | 92 | – | mV | |
| V _{PH1} | PORLEV[1:0] = 01b | – | 0 | – | mV | |
| V _{PH2} | PORLEV[1:0] = 10b | – | 0 | – | mV | |
| V _{LVD0} | V _{DD} value for LVD trip VM[2:0] = 000b | 2.86 | 2.92 | 2.98 ^[24] | V | |
| V _{LVD1} | VM[2:0] = 001b | 2.96 | 3.02 | 3.08 | V | |
| V _{LVD2} | VM[2:0] = 010b | 3.07 | 3.13 | 3.20 | V | |
| V _{LVD3} | VM[2:0] = 011b | 3.92 | 4.00 | 4.08 | V | |
| V _{LVD4} | VM[2:0] = 100b | 4.39 | 4.48 | 4.57 | V | |
| V _{LVD5} | VM[2:0] = 101b | 4.55 | 4.64 | 4.74 ^[25] | V | |
| V _{LVD6} | VM[2:0] = 110b | 4.63 | 4.73 | 4.82 | V | |
| V _{LVD7} | VM[2:0] = 111b | 4.72 | 4.81 | 4.91 | V | |

Notes

23. Errata: When V_{DD} of the device is pulled below ground just before power on, the first read from each 8K Flash page may be corrupted. This issue does not affect Flash page 0 because it is the selected page upon reset. More details in [“Errata”](#) on page 66.

24. Always greater than 50 mV above PPOR (PORLEV = 00) for falling supply.

25. Always greater than 50 mV above PPOR (PORLEV = 10) for falling supply.

11.4.9 AC Programming Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and $-40\text{ }^{\circ}\text{C} \leq T_A \leq 85\text{ }^{\circ}\text{C}$, or 3.0 V to 3.6 V and $-40\text{ }^{\circ}\text{C} \leq T_A \leq 85\text{ }^{\circ}\text{C}$, respectively. Typical parameters are measured at 5 V and 3.3 V at 25 °C and are for design guidance only.

Table 35. AC Programming Specifications

| Symbol | Description | Min | Typ | Max | Units | Notes |
|----------------------------|--|-----|-----|---------------------|-------|---|
| t_{RSCLK} | Rise time of SCLK | 1 | – | 20 | ns | |
| t_{FSCLK} | Fall time of SCLK | 1 | – | 20 | ns | |
| t_{SSCLK} | Data setup time to falling edge of SCLK | 40 | – | – | ns | |
| t_{HSCLK} | Data hold time from falling edge of SCLK | 40 | – | – | ns | |
| F_{SCLK} | Frequency of SCLK | 0 | – | 8 | MHz | |
| t_{ERASEB} | Flash erase time (block) | – | 10 | – | ms | |
| t_{WRITE} | Flash block write time | – | 40 | – | ms | |
| t_{DSCLK} | Data out delay from falling edge of SCLK | – | – | 45 | ns | $V_{\text{DD}} > 3.6$ |
| t_{DSCLK3} | Data out delay from falling edge of SCLK | – | – | 50 | ns | $3.0 \leq V_{\text{DD}} \leq 3.6$ |
| t_{ERASEALL} | Flash erase time (bulk) | – | 40 | – | ms | Erase all blocks and protection fields at once |
| $t_{\text{PROGRAM_HOT}}$ | Flash block erase + flash block write time | – | – | 100 ^[34] | ms | $0\text{ }^{\circ}\text{C} \leq T_j \leq 100\text{ }^{\circ}\text{C}$ |
| $t_{\text{PROGRAM_COLD}}$ | Flash block erase + flash block write time | – | – | 200 ^[34] | ms | $-40\text{ }^{\circ}\text{C} \leq T_j \leq 0\text{ }^{\circ}\text{C}$ |

Note

34. For the full industrial range, the user must employ a temperature sensor user module (FlashTemp) and feed the result to the temperature argument before writing. See the Flash APIs application note [Design Aids – Reading and Writing PSoC® Flash – AN2015](#) for more information.

11.5 Thermal Impedance

Table 37. Thermal Impedances per Package

| Package | Typical θ_{JA} ^[36] |
|----------------------------|---------------------------------------|
| 56-Pin QFN ^[37] | 12.93 °C/W |
| 68-Pin QFN ^[37] | 13.05 °C/W |
| 100-Ball VFBGA | 65 °C/W |
| 100-Pin TQFP | 51 °C/W |

11.6 Solder Reflow Peak Specifications

Table 38 shows the solder reflow temperature limits that must not be exceeded.

Table 38. Solder Reflow Specifications

| Package | Maximum Peak Temperature (T_C) | Maximum Time above $T_C - 5$ °C |
|----------------|------------------------------------|---------------------------------|
| 56-Pin QFN | 260 °C | 30 seconds |
| 68-Pin QFN | 260 °C | 30 seconds |
| 100-Ball VFBGA | 260 °C | 30 seconds |
| 100-Pin TQFP | 260 °C | 30 seconds |

Notes

36. $T_J = T_A + \text{POWER} \times \theta_{JA}$

37. To achieve the thermal impedance specified for the QFN package, see the *Application Notes for Surface Mount Assembly of Amkor's MicroLeadFrame (MLF) Packages* available at <http://www.amkor.com>.

12. Development Tool Selection

12.1 Software

12.1.1 PSoC Designer

At the core of the PSoC development software suite is PSoC Designer, used to generate PSoC firmware applications. PSoC Designer is available free of charge at <http://www.cypress.com> and includes a free C compiler.

12.1.2 PSoC Programmer

Flexible enough to be used on the bench in development, yet suitable for factory programming, PSoC Programmer works either as a standalone programming application or it can operate directly from PSoC Designer. PSoC Programmer software is compatible with both PSoC ICE-Cube in-circuit emulator and PSoC MiniProg. PSoC programmer is available free of charge at <http://www.cypress.com>.

12.2 Development Kits

All development kits can be purchased from the [Cypress Online Store](#).

12.2.1 CY3215-DK Basic Development Kit

The [CY3215-DK](#) is for prototyping and development with PSoC Designer. This kit supports in-circuit emulation, and the software interface enables you to run, halt, and single step the processor, and view the content of specific memory locations. Advance emulation features are also supported through PSoC Designer. The kit includes:

- PSoC Designer software CD
- ICE-Cube in-circuit Emulator
- ICE Flex-Pod for CY8C29x66 family
- Cat-5 adapter
- MiniEval programming board
- 110 ~ 240 V power supply, Euro-Plug adapter
- iMAGEcraft C compiler (registration required)
- ISSP cable
- USB 2.0 cable and Blue Cat-5 cable
- Two CY8C29466-24PXI 28-PDIP chip samples

12.3 Evaluation Tools

All evaluation tools can be purchased from the [Cypress Online Store](#).

12.3.1 CY3210-MiniProg1

The [CY3210-MiniProg1](#) kit enables you to program PSoC devices via the MiniProg1 programming unit. The MiniProg is a small, compact prototyping programmer that connects to the PC via a provided USB 2.0 cable. The kit includes:

- MiniProg programming unit
- MiniEval socket programming and evaluation board
- 28-Pin CY8C29466-24PXI PDIP PSoC device sample

- 28-Pin CY8C27443-24PXI PDIP PSoC device sample
- PSoC Designer software CD
- Getting Started guide
- USB 2.0 cable

12.3.2 CY3210-PSoCEval1

The [CY3210-PSoCEval1](#) kit features an evaluation board and the MiniProg1 programming unit. The evaluation board includes an LCD module, potentiometer, LEDs, and plenty of breadboarding space to meet all of your evaluation needs. The kit includes:

- Evaluation board with LCD module
- MiniProg programming unit
- 28-Pin CY8C29466-24PXI PDIP PSoC device sample (2)
- PSoC Designer software CD
- Getting Started guide
- USB 2.0 cable

12.3.3 CY3214-PSoCEvalUSB

The [CY3214-PSoCEvalUSB](#) evaluation kit features a development board for the CY8C24794-24LTXI PSoC device. The board supports both USB and capacitive sensing development and debugging support. This evaluation board also includes an LCD module, potentiometer, LEDs, an enunciator and plenty of breadboarding space to meet all of your evaluation needs. The kit includes:

- PSoCEvalUSB board
- LCD module
- MiniProg programming unit
- Mini USB cable
- PSoC Designer and Example Projects CD
- Getting Started guide
- Wire pack

12.4 Device Programmers

All device programmers can be purchased from the [Cypress Online Store](#).

12.4.1 CY3216 Modular Programmer

The [CY3216 Modular Programmer](#) kit features a modular programmer and the MiniProg1 programming unit. The modular programmer includes three programming module cards and supports multiple Cypress products. The kit includes:

- Modular programmer base
- Three programming module cards
- MiniProg programming unit
- PSoC Designer software CD

- Getting Started guide
- USB 2.0 cable

12.4.2 CY3207ISSP In-System Serial Programmer (ISSP)

The **CY3207ISSP** is a production programmer. It includes protection circuitry and an industrial case that is more robust than the MiniProg in a production-programming environment.

Note: CY3207ISSP needs special software and is not compatible with PSoC Programmer. The kit includes:

- CY3207 programmer unit
- PSoC ISSP software CD
- 110 ~ 240 V power supply, Euro-Plug adapter
- USB 2.0 cable

12.5 Accessories (Emulation and Programming)

Table 39. Emulation and Programming Accessories

| Part # | Pin Package | Flex-Pod Kit ^[38] | Foot Kit ^[39] | Adapter ^[40] |
|------------------|-------------|------------------------------|--------------------------|--|
| CY8C24794-24LQXI | 56-pin QFN | CY3250-24X94QFN | None | Adapters can be found at http://www.emulation.com . |

Notes

38. Flex-Pod kit includes a practice flex-pod and a practice PCB, in addition to two flex-pods.

39. Foot kit includes surface mount feet that are soldered to the target PCB.


40. Programming adapter converts non-DIP package to DIP footprint. Specific details and ordering information for each of the adapters are found at <http://www.emulation.com>.

14. Packaging Dimensions


This section illustrates the package specification for the CY8C24x94 PSoC devices, along with the thermal impedance for the package and solder reflow peak temperatures.

Important Note Emulation tools may require a larger area on the target PCB than the chip's footprint. For a detailed description of the emulation tools' dimensions, refer to the emulator pod dimension drawings at <http://www.cypress.com/design/MR10161>.

Figure 16. 56-pin QFN (7 × 7 × 0.6 mm) LR56A/LQ56A 5.6 × 5.6 E-Pad (Sawn) Package Outline, 001-58740




NOTES:

1.  HATCH AREA IS SOLDERABLE EXPOSED PAD
2. BASED ON REF JEDEC # MO-248
3. ALL DIMENSIONS ARE IN MILLIMETERS


001-58740 *C

Figure 21. 100-pin TQFP (14 × 14 × 1.4 mm) A100SA Package Outline, 51-85048




NOTE:

1. JEDEC STD REF MS-026
2. BODY LENGTH DIMENSION DOES NOT INCLUDE MOLD PROTRUSION/END FLASH
MOLD PROTRUSION/END FLASH SHALL NOT EXCEED 0.0098 in (0.25 mm) PER SIDE
BODY LENGTH DIMENSIONS ARE MAX PLASTIC BODY SIZE INCLUDING MOLD MISMATCH
3. DIMENSIONS IN MILLIMETERS



NOTE: PKG. CAN HAVE



51-85048 *J

Important Note

- For information on the preferred dimensions for mounting QFN packages, see the Application Note, *Application Notes for Surface Mount Assembly of Amkor's MicroLeadFrame (MLF) Packages* available at <http://www.amkor.com>.
- Pinned vias for thermal conduction are not required for the low power PSoC device.

17. Glossary *(continued)*

| | |
|-----------------|---|
| SRAM | An acronym for static random access memory. A memory device allowing users to store and retrieve data at a high rate of speed. The term static is used because, after a value has been loaded into an SRAM cell, it remains unchanged until it is explicitly altered or until power is removed from the device. |
| SROM | An acronym for supervisory read only memory. The SROM holds code that is used to boot the device, calibrate circuitry, and perform Flash operations. The functions of the SROM may be accessed in normal user code, operating from Flash. |
| stop bit | A signal following a character or block that prepares the receiving device to receive the next character or block. |
| synchronous | <ol style="list-style-type: none"> 1. A signal whose data is not acknowledged or acted upon until the next active edge of a clock signal. 2. A system whose operation is synchronized by a clock signal. |
| tristate | A function whose output can adopt three states: 0, 1, and Z (high-impedance). The function does not drive any value in the Z state and, in many respects, may be considered to be disconnected from the rest of the circuit, allowing another output to drive the same net. |
| UART | A UART or universal asynchronous receiver-transmitter translates between parallel bits of data and serial bits. |
| user modules | Pre-build, pre-tested hardware/firmware peripheral functions that take care of managing and configuring the lower level Analog and Digital PSoC Blocks. User Modules also provide high level API (Application Programming Interface) for the peripheral function. |
| user space | The bank 0 space of the register map. The registers in this bank are more likely to be modified during normal program execution and not just during initialization. Registers in bank 1 are most likely to be modified only during the initialization phase of the program. |
| V _{DD} | A name for a power net meaning "voltage drain." The most positive power supply signal. Usually 5 V or 3.3 V. |
| V _{SS} | A name for a power net meaning "voltage source." The most negative power supply signal. |
| watchdog timer | A timer that must be serviced periodically. If it is not serviced, the CPU resets after a specified period of time. |

When Vdd is pulled below ground before power on, an internal Flash reference may deviate from its nominal voltage. The reference deviation tends to result in the first Flash read from that page returning 0xFF. During the first read from each page, the reference is reset resulting in all future reads returning the correct value. A short delay of 5 μ s before the first real read provides time for the reference voltage to stabilize.

■ WORKAROUND

To prevent an invalid Flash read, a dummy read from each Flash page must occur before use of the pages. A delay of 5 μ s must occur after the dummy read and before a real read. The dummy reads occurs as soon as possible and must be located in Flash page 0 before a read from any other Flash page. An example for reading a byte of memory from each Flash page is listed below. Placed it in boot.tpl and boot.asm immediately after the 'start:' label.

```
// dummy read from each 8K Flash page
// page 1
mov  A, 0x20          // MSB
mov  X, 0x00          // LSB
romx
// wait at least 5  $\mu$ s
mov  X, 14
loop1:
dec  X
jnz  loop1
```

19. Document History Page *(continued)*

| Document Title: CY8C24094/CY8C24794/CY8C24894/CY8C24994, PSoC® Programmable System-on-Chip™ Document Number: 38-12018 | | | | |
|--|---------|----------|------------|--|
| AD | 3503402 | PMAD | 01/20/2012 | Updated V _{OH} and V _{OL} section in Table 12 . |
| AE | 3545509 | PSAI | 03/08/2012 | Updated link to 'Technical reference Manual'. |
| AF | 3862667 | CSAI | 01/09/2013 | Updated Ordering Information (Updated part numbers). Updated Packaging Dimensions : spec 001-53450 – Changed revision from *B to *C. spec 001-09618 – Changed revision from *D to *E. spec 51-85048 – Changed revision from *E to *G. |
| AG | 3979302 | CSAI | 04/23/2013 | Updated Packaging Dimensions : spec 001-58740 – Changed revision from ** to *A. Added Errata . |
| AH | 4074544 | CSAI | 07/23/2013 | Added Errata Footnotes (Note 21, 23) Updated Electrical Specifications : Updated DC Electrical Characteristics : Updated DC Chip-Level Specifications : Added Note 21 and referred the same note in “Sleep Mode” in description of I _{SB} parameter in Table 11 . Updated DC POR and LVD Specifications : Added Note 23 and referred the same note in V _{PPOR0} , V _{PPOR1} , V _{PPOR2} parameters in Table 22 . Updated to new template. |
| AI | 4596835 | DIMA | 12/15/2014 | Updated Pin Information : Updated 56-Pin Part Pinout : Updated Table 2 : Added Note 5 and referred the same note in description of pin 19 and pin 50. Updated 56-Pin Part Pinout (with XRES) : Updated Table 3 : Added Note 8 and referred the same note in description of pin 19 and pin 50. Updated 68-Pin Part Pinout : Updated Table 4 : Added Note 10 and referred the same note in description of pin 7, pin 20 and pin 60. Updated 68-Pin Part Pinout (On-Chip Debug) : Updated Table 5 : Added Note 13 and referred the same note in description of pin 7, pin 20 and pin 60. Updated 100-Ball VFBGA Part Pinout : Updated Table 6 : Added Note 15 and referred the same note in caption of Table 6 . Updated 100-Ball VFBGA Part Pinout (On-Chip Debug) : Updated Table 7 : Added Note 17 and referred the same note in caption of Table 7 . Updated 100-Pin Part Pinout (On-Chip Debug) : Updated Table 8 : Added Note 19 and referred the same note in caption of Table 8 . Updated Packaging Dimensions : spec 001-12921 – Changed revision from *B to *C. spec 001-53450 – Changed revision from *C to *D. spec 51-85209 – Changed revision from *D to *E. spec 51-85048 – Changed revision from *G to *I. Completing Sunset Review. |
| AJ | 4622083 | SLAN | 01/13/2015 | Added More Information section. |
| AK | 4684565 | PSI | 03/12/2015 | Updated Packaging Dimensions : spec 001-58740 – Changed revision from *A to *B. Updated Errata . |
| AL | 5699855 | AESATP12 | 04/20/2017 | Updated logo and copyright. |