



Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	M8C
Core Size	8-Bit
Speed	24MHz
Connectivity	I <sup>2</sup> C, SPI, UART/USART, USB
Peripherals	POR, PWM, WDT
Number of I/O	56
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.25V
Data Converters	A/D 48x14b; D/A 2x9b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	68-VFQFN Exposed Pad
Supplier Device Package	68-QFN (8x8)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/cy8c24994-24ltxit



# 5. PSoC Functional Overview

The PSoC family consists of many devices with on-chip controllers. These devices are designed to replace multiple traditional MCU-based system components with one low-cost single-chip programmable component. A PSoC device includes configurable blocks of analog and digital logic, and programmable interconnect. This architecture makes it possible for you to create customized peripheral configurations, to match the requirements of each individual application. Additionally, a fast central processing unit (CPU), flash program memory, SRAM data memory, and configurable I/O are included in a range of convenient pinouts.

The PSoC architecture, shown in "Logic Block Diagram" on page 1, consists of four main areas: the core, the system resources, the digital system, and the analog system. Configurable global bus resources allow combining all of the device resources into a complete custom system. Each CY8C24x94 PSoC device includes four digital blocks and six analog blocks. Depending on the PSoC package, up to 56 GPIOs are also included. The GPIOs provide access to the global digital and analog interconnects.

#### 5.1 The PSoC Core

The PSoC core is a powerful engine that supports a rich instruction set. It encompasses SRAM for data storage, an interrupt controller, sleep and watchdog timers, and internal main oscillator (IMO) and internal low-speed oscillator (ILO). The CPU core, called the M8C, is a powerful processor with speeds up to 24 MHz. The M8C is a four-million instructions per second (MIPS) 8-bit Harvard-architecture microprocessor.

System resources provide these additional capabilities:

- Digital clocks for increased flexibility
- I<sup>2</sup>C functionality to implement an I<sup>2</sup>C master and slave
- An internal voltage reference, multi-master, that provides an absolute value of 1.3 V to a number of PSoC subsystems
- A switch-mode pump (SMP) that generates normal operating voltages from a single battery cell
- Various system resets supported by the M8C

The digital system consists of an array of digital PSoC blocks that may be configured into any number of digital peripherals. The digital blocks are connected to the GPIOs through a series of global buses. These buses can route any signal to any pin, freeing designs from the constraints of a fixed peripheral controller.

The analog system consists of six analog PSoC blocks, supporting comparators, and analog-to-digital conversion up to 10-bits of precision.

# 5.2 The Digital System


The digital system consists of four digital PSoC blocks. Each block is an 8-bit resource that is used alone or combined with other blocks to form 8-, 16-, 24-, and 32-bit peripherals, which are called user modules. Digital peripheral configurations include:

- PWMs (8- to 32-bit)
- PWMs with dead band (8- to 32-bit)
- Counters (8- to 32-bit)
- Timers (8- to 32-bit)
- UART 8-bit with selectable parity
- SPI master and slave
- I<sup>2</sup>C slave and multi-master
- CRC/generator (8-bit)
- IrDA
- PRS generators (8- to 32-bit)

The digital blocks are connected to any GPIO through a series of global buses that can route any signal to any pin. The buses also allow for signal multiplexing and for performing logic operations. This configurability frees your designs from the constraints of a fixed peripheral controller.

Digital blocks are provided in rows of four, where the number of blocks varies by PSoC device family. This allows the optimum choice of system resources for your application. Family resources are shown in Table 1 on page 7.

Figure 2. Digital System Block Diagram





read and write data memory, and read and write I/O registers. You can read and write CPU registers, set and clear breakpoints, and provide program run, halt, and step control. The debugger also allows you to create a trace buffer of registers and memory locations of interest.

#### 7.1.4 Online Help System

The online help system displays online, context-sensitive help. Designed for procedural and quick reference, each functional subsystem has its own context-sensitive help. This system also provides tutorials and links to FAQs and an online support forum to aid the designer.

# 8. Designing with PSoC Designer

The development process for the PSoC® device differs from that of a traditional fixed function microprocessor. The configurable analog and digital hardware blocks give the PSoC architecture a unique flexibility that pays dividends in managing specification change during development and by lowering inventory costs. These configurable resources, called PSoC Blocks, have the ability to implement a wide variety of user-selectable functions. The PSoC development process is summarized in four steps:

- 1. Select User Modules
- 2. Configure User Modules
- 3. Organize and Connect
- 4. Generate, Verify, and Debug

#### 8.1 Select User Modules

PSoC Designer provides a library of prebuilt, pretested hardware peripheral components called "user modules." User modules make selecting and implementing peripheral devices, both analog and digital, simple.

# 8.2 Configure User Modules

Each user module that you select establishes the basic register settings that implement the selected function. They also provide parameters and properties that allow you to tailor their precise configuration to your particular application. For example, a PWM User Module configures one or more digital PSoC blocks, one for each 8 bits of resolution. The user module parameters permit you to establish the pulse width and duty cycle. Configure the parameters and properties to correspond to your chosen application. Enter values directly or by selecting values from drop-down menus. All the user modules are documented in datasheets that may be viewed directly in PSoC Designer or on the Cypress website. These user module datasheets explain the internal operation of the user module and provide performance specifications. Each datasheet describes the use of each user module parameter, and other information you may need to successfully implement your design.

#### 7.1.5 In-Circuit Emulator

A low-cost, high-functionality In-Circuit Emulator (ICE) is available for development support. This hardware can program single devices.

The emulator consists of a base unit that connects to the PC using a USB port. The base unit is universal and operates with all PSoC devices. Emulation pods for each device family are available separately. The emulation pod takes the place of the PSoC device in the target board and performs full speed (24-MHz) operation.

# 8.3 Organize and Connect

You build signal chains at the chip level by interconnecting user modules to each other and the I/O pins. You perform the selection, configuration, and routing so that you have complete control over all on-chip resources.

# 8.4 Generate, Verify, and Debug

When you are ready to test the hardware configuration or move on to developing code for the project, you perform the "Generate Configuration Files" step. This causes PSoC Designer to generate source code that automatically configures the device to your specification and provides the software for the system. The generated code provides application programming interfaces (APIs) with high-level functions to control and respond to hardware events at run time and interrupt service routines that you can adapt as needed.

A complete code development environment allows you to develop and customize your applications in either C, assembly language, or both.

The last step in the development process takes place inside PSoC Designer's debugger (access by clicking the Connect icon). PSoC Designer downloads the HEX image to the ICE where it runs at full speed. PSoC Designer debugging capabilities rival those of systems costing many times more. In addition to traditional single-step, run-to-breakpoint, and watch-variable features, the debug interface provides a large trace buffer and allows you to define complex breakpoint events. These include monitoring address and data bus values, memory locations and external signals.



# 9. Pin Information

This section describes, lists, and illustrates the CY8C24x94 PSoC device family pins and pinout configuration.

The CY8C24x94 PSoC devices are available in the following packages, all of which are shown on the following pages. Every port pin (labeled with a "P") is capable of Digital I/O. However,  $V_{SS}$ ,  $V_{DD}$ , and XRES are not capable of Digital I/O.

### 9.1 56-Pin Part Pinout

Table 2. 56-Pin Part Pinout (QFN<sup>[6]</sup>) See LEGEND details and footnotes in Table 3 on page 11.

Pin	Ту	ре	Mam -	Deporinties			Figu	re 4.	CY8C24794 56-Pin PSoC Device <sup>[3]</sup>
No.	Digital	Analog	Name	Description					
1	I/O	I, M	P2[3]	Direct switched capacitor block input					PO[7], M PO[7], M PO[7], A, I, M PO[7], A, IO, M VSS Vdd PO[7], A, I, M PO[8], A, I, M PO[9], A,
2	I/O	I, M	P2[1]	Direct switched capacitor block input				Σ	P P P P P P P P P P P P P P P P P P P
3	I/O	М	P4[7]					D2[5]	227727007577007577707777777777777777777
4	I/O	M	P4[5]						
5	I/O	М	P4[3]			Δ	I, M, P2[3	1 <b>E</b>	8 B B B B B B B B B B B B B B B B B B B
6	I/O	M	P4[1]			Α,	I, M, P2[1		41 = P2[0], A
7	I/O	M	P3[7]				M,P4[7	7] 🗖 3	40 <b>=</b> P4[6],M
8	I/O	M	P3[5]				M,P4[5 M,P4[3		39 = P4[4],M
9	I/O	M	P3[3]				M,P4[1		38 <b>P</b> 4[2],M 37 <b>P</b> 4[0],M
10	I/O	М	P3[1]				M,P3[7		QFN 36 P3[6],M
11	1/0	М	P5[7]				M,P3[5		(Top View) 35 ■ P3[4],M
12	1/0	M	P5[5]		-		M,P3[3 M,P3[1		34 <b>P</b> 3[2],M 33 <b>P</b> 3[0],M
13	1/0	M	P5[3]		-		M,P5[7	'] <b>=</b> 11	32 = P5[6],M
14 15	I/O I/O	M M	P5[1]	I <sup>2</sup> C serial clock (SCL)	1		M,P5[5		31 <b>=</b> P5[4],M
16	1/0	M	P1[7] P1[5]	I <sup>2</sup> C serial data (SDA)	1		M ,P5[3 M ,P5[1		30 d P5[2],M 29 d P5[0],M
17	1/0	M	P1[3]	C Serial data (SDA)	1		,	15	5
18	1/0	M	P1[1]	I <sup>2</sup> C SCL, ISSP SCLK <sup>[4]</sup>	1				M.12C SDA, P1[5] M.12C SCL, P1[1] M.12C SCL, P1[1] D. D. Vod P7[7] M.12C SDA, P1[0]
19		wer	V <sub>SS</sub>	Ground connection [5]	1			711.	Vss
20		SB	D+	Ground connection					A A A A A A A A A A A A A A A A A A A
21		SB	D-		1			SC	M.12C SDA, F M.12C SCL, F M.12C SDA, F EXTCLK, M.F EXTCLK, M.F
22	Po	wer	$V_{DD}$	Supply voltage	1			12	1,120 1,120 1,120 1,120
23	I/O		P7[7]					_	2 2 2 -
24	I/O		P7[0]						
25	I/O	М	P1[0]	I <sup>2</sup> C SDA, ISSP SDATA <sup>[4]</sup>					
26	I/O	M	P1[2]						
27	I/O	М	P1[4]	Optional external clock input (EXTCLK)					
28	I/O	M	P1[6]						
29	I/O	М	P5[0]		Pin	Ту	pe	Name	Description
30	I/O	M	P5[2]		No.	Digital	Analog	Ivallie	Description
31	I/O	М	P5[4]		44	I/O	М	P2[6]	External voltage reference (VREF) input
32	I/O	М	P5[6]		45	I/O	I, M	P0[0]	Analog column mux input
33	I/O	М	P3[0]		46	I/O	I, M	P0[2]	Analog column mux input
34	I/O	М	P3[2]		47	I/O	I, M	P0[4]	Analog column mux input VREF
35	I/O	М	P3[4]		48	I/O	I, M	P0[6]	Analog column mux input
33		M	P3[6]		49		wer	V <sub>DD</sub>	Supply voltage
	I/O		-1-1	1			wer	V <sub>SS</sub>	11 7 8
36	I/O I/O	M	P4[0]		50	I PO	WEI	VCC	I Ground connection [2]
36 37			P4[0]			1/0			Ground connection <sup>[5]</sup> Analog column mux input
36 37 38	I/O I/O	M M	P4[2]		51	I/O	I, M	P0[7]	Analog column mux input
36 37 38 39	I/O I/O	M M M	P4[2] P4[4]		51 52	I/O	I, M I/O, M	P0[7] P0[5]	Analog column mux input Analog column mux input and column output
36 37 38	I/O I/O	M M	P4[2]	Direct switched capacitor block input	51	I/O	I, M	P0[7]	Analog column mux input

43

I/O

3. This part cannot be programmed with Reset mode; use Power Cycle mode when programming.

External analog ground (AGND) input

4. These are the ISSP pins, which are not High Z at POR. See the PSoC Technical Reference Manual for details.

56

I/O

М

P2[5]

5. All V<sub>SS</sub> pins should be brought out to one common GND plane.

P2[4]



# 9.6 100-Ball VFBGA Part Pinout (On-Chip Debug)

The following 100-pin VFBGA part table and drawing is for the CY8C24094 OCD PSoC device.

Note This part is only used for in-circuit debugging. It is NOT available for production.

Table 7. 100-Ball Part Pinout (VFBGA[17])

Pin No.	Digital	Analog	Name	Description	Pin No.	Digital	Analog	Name	Description
A1	Powe	r	V <sub>SS</sub>	Ground connection	F1			OCDE	OCD even data I/O
A2	Powe	r	$V_{SS}$	Ground connection	F2	I/O	M	P5[7]	
A3			NC	No connection. Pin must be left floating	F3	I/O	М	P3[5]	
A4			NC	No connection. Pin must be left floating	F4	I/O	I/O M P5[1]		
A5			NC	No connection. Pin must be left floating.	F5	Powe	er	$V_{SS}$	Ground connection
A6	Powe	r	$V_{DD}$	Supply voltage.	F6	Powe	er	$V_{SS}$	Ground connection
A7			NC	No connection. Pin must be left floating.	F7	I/O	M	P5[0]	
A8			NC	No connection. Pin must be left floating.	F8	I/O	М	P3[0]	
A9	Powe	r	$V_{SS}$	Ground connection	F9			XRES	Active high pin reset with internal pull-down
A10	Powe	r	$V_{SS}$	Ground connection	F10	I/O		P7[1]	
B1	Powe	r	$V_{SS}$	Ground connection	G1			OCDO	OCD odd data output
B2	Powe	r	$V_{SS}$	Ground connection	G2	I/O	М	P5[5]	
B3	I/O	I, M	P2[1]	Direct switched capacitor block input	G3	I/O	М	P3[3]	
B4	I/O	I, M	P0[1]	Analog column mux input	G4	I/O	М	P1[7]	I <sup>2</sup> C SCL
B5	I/O	I, M	P0[7]	Analog column mux input	G5	I/O	М	P1[1]	I <sup>2</sup> C SCL, ISSP SCLK <sup>[18]</sup>
B6	Powe	r	$V_{DD}$	Supply voltage	G6	I/O	М	P1[0]	I <sup>2</sup> C SDA, ISSP SDATA <sup>[18]</sup>
В7	I/O	I, M	P0[2]	Analog column mux input	G7	I/O	М	P1[6]	
B8	I/O	I, M	P2[2]	Direct switched capacitor block input	G8	I/O	М	P3[4]	
В9	Powe	r	V <sub>SS</sub>	Ground connection	G9	I/O	М	P5[6]	
B10	Powe	r	V <sub>SS</sub>	Ground connection	G10	I/O		P7[2]	
C1			NC	No connection. Pin must be left floating	H1			NC	No connection. Pin must be left floating
C2	I/O	М	P4[1]		H2	I/O	М	P5[3]	
C3	I/O	М	P4[7]		Н3	I/O	М	P3[1]	
C4	I/O	М	P2[7]		H4	I/O	М	P1[5]	I <sup>2</sup> C SDA
C5	I/O	I/O,M	P0[5]	Analog column mux input and column output	H5	I/O	М	P1[3]	
C6	I/O	I, M	P0[6]	Analog column mux input	H6	I/O	М	P1[2]	
C7	I/O	I, M	P0[0]	Analog column mux input	H7	I/O	М	P1[4]	Optional EXTCLK
C8	I/O	I, M	P2[0]	Direct switched capacitor block input	H8	I/O	М	P3[2]	The state of the s
C9	I/O	M	P4[2]		H9	I/O	М	P5[4]	
C10			NC	No connection. Pin must be left floating	H10	I/O		P7[3]	
D1			NC	No connection. Pin must be left floating	J1	Powe	er	V <sub>SS</sub>	Ground connection
D2	I/O	М	P3[7]		J2	Powe		V <sub>SS</sub>	Ground connection
D3	I/O	М	P4[5]		J3	USB		D+	
D4	I/O	М	P2[5]		J4	USB		D-	
D5	I/O	I/O, M	P0[3]	Analog column mux input and column output	J5	Powe	er	$V_{DD}$	Supply voltage
D6	I/O	I, M	P0[4]	Analog column mux input	J6	I/O		P7[7]	3.5
D7	I/O	M	P2[6]	External VREF input	J7	I/O		P7[0]	
D8	I/O	M	P4[6]	F · · ·	J8	I/O	М	P5[2]	
D9	I/O	M	P4[0]		J9	Powe		V <sub>SS</sub>	Ground connection
D10		1	CCLK	OCD CPU clock output	J10	Powe		V <sub>SS</sub>	Ground connection
E1			NC	No connection. Pin must be left floating	K1	Powe		V <sub>SS</sub>	Ground connection
E2			NC	No connection. Pin must be left floating	K2	Powe		V <sub>SS</sub>	Ground connection
E3	I/O	М	P4[3]		K3	. 5,,,		NC	No connection. Pin must be left floating
E4	I/O	I, M	P2[3]	Direct switched capacitor block input	K4			NC	No connection. Pin must be left floating
E5	Powe		V <sub>SS</sub>	Ground connection	K5	Powe	er	V <sub>DD</sub>	Supply voltage
E6	Powe		V <sub>SS</sub>	Ground connection	K6	I/O	<u> </u>	P7[6]	Cappi, voltage
E7		М	P2[4]	External AGND input	K7	1/0	1	P7[5]	
E8	1/0	M	P4[4]	External Active Input	K8	1/0	-	P7[4]	
E9	1/0	M	P3[6]		K9	Powe	or .		Ground connection
	1/0	Livi		OCD high speed clock output	_			V <sub>SS</sub>	
E10			HCLK	OCD high speed clock output	K10	Powe	C1	$V_{SS}$	Ground connection

LEGEND A = Analog, I = Input, O = Output, M = Analog Mux Input, NC = No connection. Pin must be left floating, OCD = On-Chip Debugger.

<sup>17.</sup> All V<sub>SS</sub> pins should be brought out to one common GND plane.
18. These are the ISSP pins, which are not High Z at POR. See the PSoC Technical Reference Manual for details.






Figure 10. CY8C24094 OCD (Not for Production)



# 11. Electrical Specifications

This section presents the DC and AC electrical specifications of the CY8C24x94 PSoC device family. For the most up-to-date electrical specifications, confirm that you have the most recent datasheet by visiting http://www.cypress.com.

Specifications are valid for –40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C and T<sub>J</sub>  $\leq$  100 °C, except where noted. Specifications for devices running at greater than 12 MHz are valid for –40 °C  $\leq$  T<sub>A</sub>  $\leq$  70 °C and T<sub>J</sub>  $\leq$  82 °C.




Figure 11. Voltage Versus CPU Frequency

# 11.1 Absolute Maximum Ratings

Table 9. Absolute Maximum Ratings

Symbol	Description	Min	Тур	Max	Units	Notes
T <sub>STG</sub>	Storage temperature	<b>-</b> 55	25	+100	°C	Higher storage temperatures reduces data retention time. Recommended storage temperature is +25 °C ± 25 °C. Extended duration storage temperatures higher than 65 °C degrades reliability.
T <sub>BAKETEMP</sub>	Bake temperature	_	125	See package label	°C	
t <sub>BAKETIME</sub>	Bake time	See package label	_	72	Hours	
T <sub>A</sub>	Ambient temperature with power applied	-40	-	+85	°C	
$V_{DD}$	Supply voltage on V <sub>DD</sub> relative to V <sub>SS</sub>	-0.5	-	+6.0	V	
V <sub>I/O</sub>	DC input voltage	$V_{SS} - 0.5$	_	$V_{DD} + 0.5$	V	
V <sub>I/O2</sub>	DC voltage applied to tristate	$V_{SS} - 0.5$	_	$V_{DD} + 0.5$	V	
I <sub>MI/O</sub>	Maximum current into any port pin	-25	-	+50	mA	
I <sub>MAI/O</sub>	Maximum current into any port pin configured as analog driver	-50	_	+50	mA	
ESD	Electrostatic discharge voltage	2000	-	_	V	Human body model ESD.
LU	Latch-up current	_	_	200	mA	

Document Number: 38-12018 Rev. AL Page 23 of 73



# 11.3.6 DC Analog Output Buffer Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$ , or 3.0 V to 3.6 V and  $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$ , respectively. Typical parameters are measured at 5 V and 3.3 V at 25  $^{\circ}\text{C}$  and are for design guidance only.

Table 17. 5-V DC Analog Output Buffer Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
C <sub>L</sub>	Load Capacitance	_	I	200	pF	This specification applies to the external circuit that is being driven by the analog output buffer.
$V_{OSOB}$	Input offset voltage (absolute value)	_	3	12	mV	
TCV <sub>OSOB</sub>	Average input offset voltage drift	_	+6	_	μV/°C	
$V_{CMOB}$	Common mode input voltage range	0.5	-	V <sub>DD</sub> – 1.0	V	
R <sub>OUTOB</sub>	Output resistance Power = low Power = high		0.6 0.6		Ω	
V <sub>OHIGHOB</sub>	High output voltage swing (Load = 32 ohms to V <sub>DD</sub> /2) Power = low Power = high	0.5 × V <sub>DD</sub> + 1.1 0.5 × V <sub>DD</sub> + 1.1	- -	_ _	V	
V <sub>OLOWOB</sub>	Low output voltage swing (Load = 32 ohms to V <sub>DD</sub> /2) Power = low Power = high	_ _		0.5 × V <sub>DD</sub> – 1.3 0.5 × V <sub>DD</sub> – 1.3	V V	
I <sub>SOB</sub>	Supply current including opamp bias cell (No Load) Power = low Power = high	- -	1.1 2.6	5.1 8.8	mA mA	
PSRR <sub>OB</sub>	Supply voltage rejection ratio	53	64	-	dB	$(0.5 \times V_{DD} - 1.3) \le V_{OUT} \le (V_{DD} - 2.3).$

Document Number: 38-12018 Rev. AL Page 29 of 73



Table 18. 3.3-V DC Analog Output Buffer Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
C <sub>L</sub>	Load Capacitance	_	-	200	pF	This specification applies to the external circuit that is being driven by the analog output buffer.
V <sub>OSOB</sub>	Input offset voltage (absolute value)	_	3	12	mV	
TCV <sub>OSOB</sub>	Average input offset voltage drift	_	+6	_	μV/°C	
$V_{CMOB}$	Common mode input voltage range	0.5	-	V <sub>DD</sub> – 1.0	V	
R <sub>OUTOB</sub>	Output resistance Power = low Power = high		1	_ _	W W	
V <sub>OHIGHOB</sub>	High output voltage swing (Load = 1 K ohms to V <sub>DD</sub> /2) Power = low Power = high	0.5 × V <sub>DD</sub> + 1.0 0.5 × V <sub>DD</sub> + 1.0		_ _	V V	
V <sub>OLOWOB</sub>	Low output voltage swing (Load = 1 K ohms to V <sub>DD</sub> /2) Power = low Power = high	_ _	- -	0.5 × V <sub>DD</sub> – 1.0 0.5 × V <sub>DD</sub> – 1.0	V V	
I <sub>SOB</sub>	Supply current including opamp bias cell (No load) Power = low Power = high	_ _	0.8 2.0	2.0 4.3	mA mA	
PSRR <sub>OB</sub>	Supply voltage rejection ratio	34	64	-	dB	$(0.5 \times V_{DD} - 1.0) \le V_{OUT} \le (0.5 \times V_{DD} + 0.9).$

Document Number: 38-12018 Rev. AL Page 30 of 73



# 11.3.10 DC Programming Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$ , or 3.0 V to 3.6 V and  $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$ , respectively. Typical parameters are measured at 5 V and 3.3 V at 25  $^{\circ}\text{C}$  and are for design guidance only.

**Table 23. DC Programming Specifications** 

Symbol	Description	Min	Тур	Max	Units	Notes
V <sub>DDP</sub>	V <sub>DD</sub> for programming and erase	4.5	5	5.5	V	This specification applies to the functional requirements of external programmer tools
V <sub>DDLV</sub>	Low V <sub>DD</sub> for verify	3	3.1	3.2	V	This specification applies to the functional requirements of external programmer tools
V <sub>DDHV</sub>	High V <sub>DD</sub> for verify	5.1	5.2	5.3	V	This specification applies to the functional requirements of external programmer tools
V <sub>DDIWRITE</sub>	Supply voltage for flash write operation	3		5.25	V	This specification applies to this device when it is executing internal flash writes
I <sub>DDP</sub>	Supply current during programming or verify	_	15	30	mA	
$V_{ILP}$	Input low voltage during programming or verify	_	_	0.8	V	
$V_{IHP}$	Input high voltage during programming or verify	2.1	-	-	V	
I <sub>ILP</sub>	Input current when applying V <sub>ILP</sub> to P1[0] or P1[1] during programming or verify	1	1	0.2	mA	Driving internal pull-down resistor.
I <sub>IHP</sub>	Input current when applying V <sub>IHP</sub> to P1[0] or P1[1] during programming or verify	_	_	1.5	mA	Driving internal pull-down resistor.
V <sub>OLV</sub>	Output low voltage during programming or verify	_	-	V <sub>SS</sub> + 0.75	V	
V <sub>OHV</sub>	Output high voltage during programming or verify	V <sub>DD</sub> – 1.0	-	$V_{DD}$	V	
Flash <sub>ENPB</sub>	Flash endurance (per block) <sup>[26]</sup>	50,000	-	_	-	Erase/write cycles per block.
Flash <sub>ENT</sub>	Flash endurance (total) <sup>[27]</sup>	1,800,000	-	_	_	Erase/write cycles.
Flash <sub>DR</sub>	Flash data retention	10	_	-	Years	

# 11.3.11 DC I<sup>2</sup>C Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40 \,^{\circ}\text{C} \leq \text{T}_{\text{A}} \leq 85 \,^{\circ}\text{C}$ , or  $3.0 \,^{\circ}\text{V}$  to  $3.6 \,^{\circ}\text{V}$  and  $-40 \,^{\circ}\text{C} \leq \text{T}_{\text{A}} \leq 85 \,^{\circ}\text{C}$ , respectively. Typical parameters are measured at  $5 \,^{\circ}\text{V}$  and  $3.3 \,^{\circ}\text{V}$  at  $25 \,^{\circ}\text{C}$  and are for design guidance only.

Table 24. DC I<sup>2</sup>C Specifications<sup>[28]</sup>

Symbol	Description	Min	Тур	Max	Units	Notes
$V_{ILI2C}$	Input low level	_	_	$0.3 \times V_{DD}$	V	$3.0 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}$
		_	_	0.25 × V <sub>DD</sub>	V	$4.75 \text{ V} \le \text{V}_{DD} \le 5.25 \text{ V}$
V <sub>IHI2C</sub>	Input high level	0.7 × V <sub>DD</sub>	_	_	V	$3.0 \text{ V} \le \text{V}_{DD} \le 5.25 \text{ V}$

Document Number: 38-12018 Rev. AL Page 40 of 73



Table 31. AC Digital Block Specifications (continued)

Function	Description	Min	Тур	Max	Unit	Notes			
CRCPRS	Input clock frequency								
(PRS Mode)	V <sub>DD</sub> ≥ 4.75 V	_	-	49.9 2	MHz				
	V <sub>DD</sub> < 4.75 V	_	_	25.9 2	MHz				
CRCPRS (CRC Mode)	Input clock frequency	_	-	24.6	MHz				
SPIM	Input clock frequency	_	=	8.2	MHz	The SPI serial clock (SCLK) frequency is equal to the input clock frequency divided by 2.			
SPIS	Input clock (SCLK) frequency	_	– 4.1 MHz		MHz	The input clock is the SPI SCLK in SPIS mode.			
	Width of SS_negated between transmissions	50 <sup>[33]</sup>	_	_	ns				
Transmitter	Input clock frequency					The baud rate is equal to the input clock			
	$V_{DD} \ge 4.75 \text{ V}, 2 \text{ stop bits}$	_	-	49.9 2	MHz	frequency divided by 8.			
	V <sub>DD</sub> ≥ 4.75 V, 1 stop bit	_	_	24.6	MHz				
	V <sub>DD</sub> < 4.75 V	_	_	24.6	MHz				
Receiver	Input clock frequency					The baud rate is equal to the input clock			
	$V_{DD} \ge 4.75 \text{ V}, 2 \text{ stop bits}$	_	-	49.9 2	MHz	frequency divided by 8.			
	V <sub>DD</sub> ≥ 4.75 V, 1 stop bit	_	-	24.6	MHz				
	V <sub>DD</sub> < 4.75 V	-	_	24.6	MHz				

# 11.4.7 AC External Clock Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$ , or 3.0 V to 3.6 V and  $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$ , respectively. Typical parameters are measured at 5 V and 3.3 V at 25  $^{\circ}\text{C}$  and are for design guidance only.

Table 32. AC External Clock Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
F <sub>OSCEXT</sub>	Frequency for USB applications	23.94	24	24.06	MHz	
-	Duty cycle	47	50	53	%	
_	Power-up to IMO switch	150	_	_	μs	

Document Number: 38-12018 Rev. AL Page 47 of 73



# 11.4.8 AC Analog Output Buffer Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$ , or 3.0 V to 3.6 V and  $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$ , respectively. Typical parameters are measured at 5 V and 3.3 V at 25  $^{\circ}\text{C}$  and are for design guidance only.

Table 33. 5-V AC Analog Output Buffer Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
t <sub>ROB</sub>	Rising settling time to 0.1%, 1 V Step, 100 pF load Power = low Power = high	- 1	_ _	2.5 2.5	μs μs	
t <sub>SOB</sub>	Falling settling time to 0.1%, 1 V Step, 100 pF load Power = low Power = high	- 1		2.2 2.2	μs μs	
SR <sub>ROB</sub>	Rising slew rate (20% to 80%), 1 V Step, 100 pF load Power = low Power = high	0.65 0.65	_ _	_ _	V/µs V/µs	
SR <sub>FOB</sub>	Falling slew rate (80% to 20%), 1 V Step, 100 pF load Power = low Power = high	0.65 0.65			V/µs V/µs	
BW <sub>OBSS</sub>	Small signal bandwidth, 20 mV <sub>pp</sub> , 3 dB BW, 100 pF load Power = low Power = high	0.8 0.8			MHz MHz	
BW <sub>OBLS</sub>	Large signal bandwidth, 1 V <sub>pp</sub> , 3 dB BW, 100 pF load Power = low Power = high	300 300	_ _	_ _	kHz kHz	

Table 34. 3.3-V AC Analog Output Buffer Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
t <sub>ROB</sub>	Rising settling time to 0.1%, 1 V Step, 100 pF load Power = low Power = high			3.8 3.8	μs μs	
t <sub>SOB</sub>	Falling settling time to 0.1%, 1 V Step, 100 pF load Power = low Power = high			2.6 2.6	µs µs	
SR <sub>ROB</sub>	Rising slew rate (20% to 80%), 1 V Step, 100 pF load Power = low Power = high	0.5 0.5		_ _	V/µs V/µs	
SR <sub>FOB</sub>	Falling slew rate (80% to 20%), 1 V Step, 100 pF load Power = low Power = high	0.5 0.5		- 1	V/µs V/µs	
BW <sub>OBSS</sub>	Small signal bandwidth, 20 mV <sub>pp</sub> , 3dB BW, 100 pF load Power = low Power = high	0.7 0.7		_ _	MHz MHz	
BW <sub>OBLS</sub>	Large signal bandwidth, 1 V <sub>pp</sub> , 3dB BW, 100 pF load Power = low Power = high	200 200	_ _	_ _	kHz kHz	

Document Number: 38-12018 Rev. AL Page 48 of 73



# 11.4.9 AC Programming Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$ , or 3.0 V to 3.6 V and  $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$ , respectively. Typical parameters are measured at to 5 V and 3.3 V at 25  $^{\circ}\text{C}$  and are for design guidance only.

Table 35. AC Programming Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
t <sub>RSCLK</sub>	Rise time of SCLK	1	_	20	ns	
t <sub>FSCLK</sub>	Fall time of SCLK	1	_	20	ns	
t <sub>SSCLK</sub>	Data setup time to falling edge of SCLK	40	_	_	ns	
t <sub>HSCLK</sub>	Data hold time from falling edge of SCLK	40	_	_	ns	
F <sub>SCLK</sub>	Frequency of SCLK	0	_	8	MHz	
t <sub>ERASEB</sub>	Flash erase time (block)	-	10	_	ms	
t <sub>WRITE</sub>	Flash block write time	-	40	_	ms	
t <sub>DSCLK</sub>	Data out delay from falling edge of SCLK	-	_	45	ns	V <sub>DD</sub> > 3.6
t <sub>DSCLK3</sub>	Data out delay from falling edge of SCLK	-	_	50	ns	$3.0 \le V_{DD} \le 3.6$
t <sub>ERASEALL</sub>	Flash erase time (bulk)	-	40	_	ms	Erase all blocks and protection fields at once
t <sub>PROGRAM_HOT</sub>	Flash block erase + flash block write time	-	_	100 <sup>[34]</sup>	ms	0 °C ≤ Tj ≤ 100 °C
t <sub>PROGRAM_COLD</sub>	Flash block erase + flash block write time	_	_	200 <sup>[34]</sup>	ms	-40 °C ≤ Tj ≤ 0 °C

### Note

<sup>34.</sup> For the full industrial range, the user must employ a temperature sensor user module (FlashTemp) and feed the result to the temperature argument before writing. See the Flash APIs application note Design Aids – Reading and Writing PSoC® Flash – AN2015 for more information.



# 12. Development Tool Selection

#### 12.1 Software

#### 12.1.1 PSoC Designer

At the core of the PSoC development software suite is PSoC Designer, used to generate PSoC firmware applications. PSoC Designer is available free of charge at <a href="http://www.cypress.com">http://www.cypress.com</a> and includes a free C compiler.

#### 12.1.2 PSoC Programmer

Flexible enough to be used on the bench in development, yet suitable for factory programming, PSoC Programmer works either as a standalone programming application or it can operate directly from PSoC Designer. PSoC Programmer software is compatible with both PSoC ICE-Cube in-circuit emulator and PSoC MiniProg. PSoC programmer is available free of charge at http://www.cypress.com.

### 12.2 Development Kits

All development kits can be purchased from the Cypress Online Store.

### 12.2.1 CY3215-DK Basic Development Kit

The CY3215-DK is for prototyping and development with PSoC Designer. This kit supports in-circuit emulation, and the software interface enables you to run, halt, and single step the processor, and view the content of specific memory locations. Advance emulation features are also supported through PSoC Designer. The kit includes:

- PSoC Designer software CD
- ICE-Cube in-circuit Emulator
- ICE Flex-Pod for CY8C29x66 family
- Cat-5 adapter
- MiniEval programming board
- 110 ~ 240 V power supply, Euro-Plug adapter
- iMAGEcraft C compiler (registration required)
- ISSP cable
- USB 2.0 cable and Blue Cat-5 cable
- Two CY8C29466-24PXI 28-PDIP chip samples

## 12.3 Evaluation Tools

All evaluation tools can be purchased from the Cypress Online Store.

# 12.3.1 CY3210-MiniProg1

The CY3210-MiniProg1 kit enables you to program PSoC devices via the MiniProg1 programming unit. The MiniProg is a small, compact prototyping programmer that connects to the PC via a provided USB 2.0 cable. The kit includes:

- MiniProg programming unit
- MiniEval socket programming and evaluation board
- 28-Pin CY8C29466-24PXI PDIP PSoC device sample

- 28-Pin CY8C27443-24PXI PDIP PSoC device sample
- PSoC Designer software CD
- Getting Started guide
- USB 2.0 cable

#### 12.3.2 CY3210-PSoCEval1

The CY3210-PSoCEval1 kit features an evaluation board and the MiniProg1 programming unit. The evaluation board includes an LCD module, potentiometer, LEDs, and plenty of breadboarding space to meet all of your evaluation needs. The kit includes:

- Evaluation board with LCD module
- MiniProg programming unit
- 28-Pin CY8C29466-24PXI PDIP PSoC device sample (2)
- PSoC Designer software CD
- Getting Started guide
- USB 2.0 cable

#### 12.3.3 CY3214-PSoCEvalUSB

The CY3214-PSoCEvalUSB evaluation kit features a development board for the CY8C24794-24LTXI PSoC device. The board supports both USB and capacitive sensing development and debugging support. This evaluation board also includes an LCD module, potentiometer, LEDs, an enunciator and plenty of breadboarding space to meet all of your evaluation needs. The kit includes:

- PSoCEvalUSB board
- LCD module
- MIniProg programming unit
- Mini USB cable
- PSoC Designer and Example Projects CD
- Getting Started guide
- Wire pack

#### 12.4 Device Programmers

All device programmers can be purchased from the Cypress Online Store.

#### 12.4.1 CY3216 Modular Programmer

The CY3216 Modular Programmer kit features a modular programmer and the MiniProg1 programming unit. The modular programmer includes three programming module cards and supports multiple Cypress products. The kit includes:

- Modular programmer base
- Three programming module cards
- MiniProg programming unit
- PSoC Designer software CD



- Getting Started guide
- USB 2.0 cable

12.4.2 CY3207ISSP In-System Serial Programmer (ISSP)

The CY3207ISSP is a production programmer. It includes protection circuitry and an industrial case that is more robust than the MiniProg in a production-programming environment.

Note: CY3207ISSP needs special software and is not compatible with PSoC Programmer. The kit includes:

- CY3207 programmer unit
- PSoC ISSP software CD
- 110 ~ 240 V power supply, Euro-Plug adapter
- USB 2.0 cable

# 12.5 Accessories (Emulation and Programming)

Table 39. Emulation and Programming Accessories

Part #	Pin Package	Flex-Pod Kit <sup>[38]</sup>	Foot Kit <sup>[39]</sup>	Adapter <sup>[40]</sup>
CY8C24794-24LQXI	56-pin QFN	CY3250-24X94QFN	None	Adapters can be found at http://www.emulation.com.

<sup>38.</sup> Flex-Pod kit includes a practice flex-pod and a practice PCB, in addition to two flex-pods.

<sup>39.</sup> Foot kit includes surface mount feet that are soldered to the target PCB.
40. Programming adapter converts non-DIP package to DIP footprint. Specific details and ordering information for each of the adapters are found at <a href="http://www.emulation.com">http://www.emulation.com</a>.




# 14. Packaging Dimensions

This section illustrates the package specification for the CY8C24x94 PSoC devices, along with the thermal impedance for the package and solder reflow peak temperatures.

**Important Note** Emulation tools may require a larger area on the target PCB than the chip's footprint. For a detailed description of the emulation tools' dimensions, refer to the emulator pod dimension drawings at <a href="http://www.cypress.com/design/MR10161">http://www.cypress.com/design/MR10161</a>.

Figure 16. 56-pin QFN (7 × 7 × 0.6 mm) LR56A/LQ56A 5.6 × 5.6 E-Pad (Sawn) Package Outline, 001-58740



#### NOTES:

- 1. MATCH AREA IS SOLDERABLE EXPOSED PAD
- 2. BASED ON REF JEDEC # MO-248
- 3. ALL DIMENSIONS ARE IN MILLIMETERS


001-58740 \*C

Document Number: 38-12018 Rev. AL



Figure 19. 68-pin QFN (8 × 8 × 1.0 mm) LT68 5.7 × 5.7 E-Pad (Sawn Type) Package Outline, 001-09618

IOP\_VIEW BOTTOM\_VIEW



#### NOTES:

- 1. MATCH AREA IS SOLDERABLE EXPOSED METAL.
- 2. REFERENCE JEDEC#: MO-220
- 3. PACKAGE WEIGHT: 17 ± 2mg
- 4. ALL DIMENSIONS ARE IN MILLIMETERS

001-09618 \*E



16.00±0.25 NOTE: 1. JEDEC STD REF MS-026 14.00±0.05 2. BODY LENGTH DIMENSION DOES NOT INCLUDE MOLD PROTRUSION/END FLASH
MOLD PROTRUSION/END FLASH SHALL NOT EXCEED 0.0098 in (0.25 mm) PER SIDE
BODY LENGTH DIMENSIONS ARE MAX PLASTIC BODY SIZE INCLUDING MOLD MISMATCH 0.39±0.05 0.39±0.05 0.39±0.05 0.39±0.05 3. DIMENSIONS IN MILLIMETERS R 0.08 MIN. 0.20 MAX. 0° MIN. STAND-DFF 0.05 MIN. 0.15 MAX. 0.25 GAUGE PLANE R 0.08 MIN. 0.20 MAX. DETAILA 0.60±0.15 0.20 1.00 REF NOTE: PKG. CAN HAVE 0.39±0.05 -SEATING PLANE ΠR 12°±1 (8X) -1.60 MAX. TOP LEFT CORNER CHAMFER 4 CORNERS CHAMFER 1.40±0.05 0.08 0.20 MAX SEE DETAIL A

Figure 21. 100-pin TQFP (14 × 14 × 1.4 mm) A100SA Package Outline, 51-85048

51-85048 \*J

# **Important Note**

- For information on the preferred dimensions for mounting QFN packages, see the Application Note, *Application Notes for Surface Mount Assembly of Amkor's MicroLeadFrame (MLF) Packages* available at http://www.amkor.com.
- Pinned vias for thermal conduction are not required for the low power PSoC device.



# 15. Acronyms

# 15.1 Acronyms Used

The following table lists the acronyms that are used in this document.

Acronym	Description	Acronym	Description
AC	alternating current	MIPS	million instructions per second
ADC	analog-to-digital converter	OCD	on-chip debug
API	application programming interface	PCB	printed circuit board
CMOS	complementary metal oxide semiconductor	PDIP	plastic dual-in-line package
CPU	central processing unit	PGA	programmable gain amplifier
CRC	cyclic redundancy check	POR	power-on reset
CT	continuous time	PPOR	precision power-on reset
DAC	digital-to-analog converter	PRS	pseudo-random sequence
DC	direct current	PSoC <sup>®</sup>	Programmable System-on-Chip™
DTMF	dual-tone multi-frequency	PWM	pulse-width modulator
EEPROM	electrically erasable programmable read-only memory	QFN	quad flat no leads
GPIO	general purpose I/O	SAR	successive approximation register
ICE	in-circuit emulator	SC	switched capacitor
IDE	integrated development environment	SLIMO	slow IMO
ILO	internal low-speed oscillator	SOIC	small-outline integrated circuit
IMO	internal main oscillator	SPI™	serial peripheral interface
I/O	input/output	SRAM	static random-access memory
IrDA	infrared data association	SROM	supervisory read-only memory
ISSP	In-System Serial Programming	TQFP	thin quad flat pack
LCD	liquid crystal display	UART	universal asynchronous receiver / transmitter
LED	light-emitting diode	USB	universal serial bus
LPC	low power comparator	VFBGA	very fine-pitch ball grid array
LVD	low-voltage detect	WDT	watchdog timer
MAC	multiply-accumulate	XRES	external reset
MCU	microcontroller unit		,
		_	

Document Number: 38-12018 Rev. AL Page 60 of 73



When Vdd is pulled below ground before power on, an internal Flash reference may deviate from its nominal voltage. The reference deviation tends to result in the first Flash read from that page returning 0xFF. During the first read from each page, the reference is reset resulting in all future reads returning the correct value. A short delay of 5  $\mu$ s before the first real read provides time for the reference voltage to stabilize.

#### **■ WORKAROUND**

To prevent an invalid Flash read, a dummy read from each Flash page must occur before use of the pages. A delay of 5 µs must occur after the dummy read and before a real read. The dummy reads occurs as soon as possible and must be located in Flash page 0 before a read from any other Flash page. An example for reading a byte of memory from each Flash page is listed below. Placed it in boot.tpl and boot.asm immediately after the 'start.' label.



# 19. Document History Page (continued)

AD 3503402 PMAD 01/20/2012 Updated V <sub>OH</sub> and V <sub>OL</sub> section in Table 12.  AE 3545509 PSAI 03/08/2012 Updated link to 'Technical reference Manual'.  AF 3862667 CSAI 01/09/2013 Updated Ordering Information (Updated part numbers).  Updated Packaging Dimensions: spec 001-53450 – Changed revision from *B to *C. spec 001-09618 – Changed revision from *E to *G.  AG 3979302 CSAI 04/23/2013 Updated Packaging Dimensions: spec 001-58740 – Changed revision from ** to *A. Added Errata.  AH 4074544 CSAI 07/23/2013 Added Errata Footnotes (Note 21, 23)  Updated DC Electrical Characteristics: Updated DC Chip-Level Specifications: Added Note 21 and referred the same note in "Sleep Mode" in descripting parameter in Table 11. Updated DC POR and LVD Specifications:	
AF 3862667 CSAI 01/09/2013 Updated Ordering Information (Updated part numbers).  Updated Packaging Dimensions: spec 001-53450 – Changed revision from *B to *C. spec 001-09618 – Changed revision from *E to *G.  AG 3979302 CSAI 04/23/2013 Updated Packaging Dimensions: spec 001-58740 – Changed revision from ** to *A. Added Errata.  AH 4074544 CSAI 07/23/2013 Added Errata Footnotes (Note 21, 23)  Updated DC Electrical Specifications: Updated DC Chip-Level Specifications: Added Note 21 and referred the same note in "Sleep Mode" in descripting parameter in Table 11. Updated DC POR and LVD Specifications:	
Updated Packaging Dimensions: spec 001-53450 – Changed revision from *B to *C. spec 001-09618 – Changed revision from *D to *E. spec 51-85048 – Changed revision from *E to *G.  AG 3979302 CSAI 04/23/2013 Updated Packaging Dimensions: spec 001-58740 – Changed revision from ** to *A. Added Errata.  AH 4074544 CSAI 07/23/2013 Added Errata Footnotes (Note 21, 23)  Updated DC Electrical Specifications: Updated DC Chip-Level Specifications: Updated DC Chip-Level Specifications: Added Note 21 and referred the same note in "Sleep Mode" in descripting parameter in Table 11. Updated DC POR and LVD Specifications:	
spec 001-53450 – Changed revision from *B to *C. spec 001-09618 – Changed revision from *D to *E. spec 51-85048 – Changed revision from *E to *G.  AG 3979302 CSAI 04/23/2013 Updated Packaging Dimensions: spec 001-58740 – Changed revision from ** to *A. Added Errata.  AH 4074544 CSAI 07/23/2013 Added Errata Footnotes (Note 21, 23)  Updated Electrical Specifications: Updated DC Electrical Characteristics: Updated DC Chip-Level Specifications: Added Note 21 and referred the same note in "Sleep Mode" in descripting parameter in Table 11.  Updated DC POR and LVD Specifications:	
spec 001-58740 – Changed revision from ** to *A. Added Errata.  AH 4074544 CSAI 07/23/2013 Added Errata Footnotes (Note 21, 23)  Updated Electrical Specifications: Updated DC Electrical Characteristics: Updated DC Chip-Level Specifications: Added Note 21 and referred the same note in "Sleep Mode" in descripting parameter in Table 11. Updated DC POR and LVD Specifications:	
Updated Electrical Specifications: Updated DC Electrical Characteristics: Updated DC Chip-Level Specifications: Added Note 21 and referred the same note in "Sleep Mode" in descripting parameter in Table 11. Updated DC POR and LVD Specifications:	
Updated DC Electrical Characteristics: Updated DC Chip-Level Specifications: Added Note 21 and referred the same note in "Sleep Mode" in descripting parameter in Table 11. Updated DC POR and LVD Specifications:	
Added Note 23 and referred the same note in V <sub>PPOR0</sub> , V <sub>PPOR1</sub> , V <sub>PPO</sub> parameters in Table 22. Updated to new template.	<del>-</del>
Al 4596835 DIMA 12/15/2014 Updated Pin Information: Updated 56-Pin Part Pinout: Updated Table 2: Added Note 5 and referred the same note in description of pin 19 and Updated Table 3: Added Note 8 and referred the same note in description of pin 19 and Updated 68-Pin Part Pinout: Updated Table 3: Added Note 8 and referred the same note in description of pin 7, pin pin 60. Updated Table 4: Added Note 10 and referred the same note in description of pin 7, pin pin 60. Updated 68-Pin Part Pinout (On-Chip Debug): Updated Table 5: Added Note 13 and referred the same note in description of pin 7, pin pin 60. Updated 100-Ball VFBGA Part Pinout: Updated Table 6: Added Note 15 and referred the same note in caption of Table 6. Updated 100-Ball VFBGA Part Pinout (On-Chip Debug): Updated 100-Pin Part Pinout (On-Chip Debug): Updated 100-Pin Part Pinout (On-Chip Debug): Updated 100-Pin Part Pinout (On-Chip Debug): Updated Table 8: Added Note 19 and referred the same note in caption of Table 8. Updated Packaging Dimensions: spec 001-12921 - Changed revision from *B to *C. spec 001-53450 - Changed revision from *C to *D. spec 51-85098 - Changed revision from *B to *E. spec 51-85098 - Changed revision from *G to *I. Completing Sunset Review.	I pin 50.
AJ 4622083 SLAN 01/13/2015 Added More Information section.	
AK 4684565 PSI 03/12/2015 Updated Packaging Dimensions: spec 001-58740 – Changed revision from *A to *B. Updated Errata.	
AL 5699855 AESATP12 04/20/2017 Updated logo and copyright.	