

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFl

Product Status	Active
Core Processor	RL78
Core Size	16-Bit
Speed	24MHz
Connectivity	CSI, I <sup>2</sup> C, LINbus, UART/USART, USB
Peripherals	LCD, LVD, POR, PWM, WDT
Number of I/O	51
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	8K x 8
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 3.6V
Data Converters	A/D 9x8/12b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	80-LQFP
Supplier Device Package	80-LQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f110megfb-30

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

#### $\bigcirc$ ROM, RAM capacities

#### Products with USB

Elach ROM	Data Elash	DAM		RL78/L1C	
Flash KOW	Data Flash		80 pins	85 pins	100 pins
256 KB	8 KB	16 KB Note	R5F110MJ	R5F110NJ	R5F110PJ
192 KB	8 KB	16 KB Note	R5F110MH	R5F110NH	R5F110PH
128 KB	8 KB	12 KB	R5F110MG	R5F110NG	R5F110PG
96 KB	8 KB	10 KB	R5F110MF	R5F110NF	R5F110PF
64 KB	8 KB	8 KB	R5F110ME	R5F110NE	R5F110PE

#### Products without USB

Elash ROM	Data Elash	RAM		RL78/L1C	
TIASITINOW	Data Hash		80 pins	85 pins	100 pins
256 KB	8 KB	16 KB Note	R5F111MJ	R5F111NJ	R5F111PJ
192 KB	8 KB	16 KB Note	R5F111MH	R5F111NH	R5F111PH
128 KB	8 KB	12 KB	R5F111MG	R5F111NG	R5F111PG
96 KB	8 KB	10 KB	R5F111MF	R5F111NF	R5F111PF
64 KB	8 KB	8 KB	R5F111ME	R5F111NE	R5F111PE

Note

This is about 15 KB when the self-programming function and data flash function are used (For details, see **CHAPTER 3** in the RL78/L1C User's Manual).



# 1.3 Pin Configuration (Top View)

# 1.3.1 80-pin products (with USB)

• 80-pin plastic LFQFP (12 × 12 mm, 0.5 mm pitch)



Caution 1. Connect the REGC pin to Vss pin via a capacitor (0.47 to 1  $\mu$ F). Caution 2. Connect the UREGC pin to Vss pin via a capacitor (0.33  $\mu$ F).

Remark 1. For pin identification, see 1.4 Pin Identification.

Remark 2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR).



#### Absolute Maximum Ratings (TA = 25°C)

(3/3)

Parameter	Symbols		Conditions	Ratings	Unit
Output current, high         IOH1         Per pin         P00 to P07, P10 to P17, P20 to P27, P30           P40 to P46, P50 to P57, P70 to P77, P8           P125 to P127, P130, P140 to P143		P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P46, P50 to P57, P70 to P77, P80 to P83, P125 to P127, P130, P140 to P143	-40	mA	
		Total of all	P40 to P46	-70	mA
		pins -170 mA	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P50 to P57, P70 to P77, P80 to P83, P125 to P127, P130, P140 to P143	-100	mA
	Іон2	Per pin	P150 to P156	-0.1	mA
		Total of all pins		-0.7	mA
	Іонз	Per pin	UDP, UDM	-3	mA
Output current, low	IOL1 Per pin		P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P46, P50 to P57, P60, P61, P70 to P77, P80 to P83, P125 to P127, P130, P140 to P143	40	mA
		Total of all	P40 to P46	70	mA
		pins 170 mA	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P50 to P57, P70 to P77, P80 to P83, P125 to P127, P130, P140 to P143	100	mA
	IOL2	Per pin	P150 to P156	0.4	mA
		Total of all pins		2.8	mA
	IOL3	Per pin	UDP, UDM	3	mA
Operating ambient	Та	In normal c	operation mode	-40 to +85	°C
temperature		In flash me	mory programming mode		
Storage temperature	Tstg			-65 to +150	°C

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.



Note 1.	Current flowing to VDD.
Note 2.	When high speed on-chip oscillator and high-speed system clock are stopped.
Note 3.	Current flowing only to the real-time clock 2 (excluding the operating current of the low-speed on-chip oscillator and the
	XT1 oscillator). The supply current of the RL78 microcontrollers is the sum of the values of either IDD1 or IDD2, and IRTC,
	when the real-time clock 2 operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected,
	IFIL should be added. IDD2 subsystem clock operation includes the operational current of the real-time clock 2.
Note 4.	Current flowing only to the 12-bit interval timer (excluding the operating current of the low-speed on-chip oscillator and

- illator and N the XT1 oscillator). The supply current of the RL78 microcontrollers is the sum of the values of either IDD1 or IDD2, and ITMKA, when the 12-bit interval timer operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected, IFIL should be added. IDD2 subsystem clock operation includes the operational current of the 12-bit interval timer.
- Note 5. Current flowing only to the watchdog timer (including the operating current of the low-speed on-chip oscillator). The current value of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3 and IWDT when the watchdog timer operates in STOP mode.
- Note 6. Current flowing only to the A/D converter. The supply current of the RL78 microcontrollers is the sum of IDD1 or IDD2 and IADC, IAVREF, IADREF when the A/D converter operates in an operation mode or the HALT mode.
- Note 7. Current flowing to the AVDD.
- Note 8. Current flowing from the reference voltage source of A/D converter.
- Note 9. Operation current flowing to the internal reference voltage.
- Note 10 Current flowing to the AVREFP.
- Current flowing only to the D/A converter. The current value of the RL78 microcontrollers is the sum of IDD1 or IDD2 and Note 11. IDA when the D/A converter operates in an operation mode or the HALT mode.
- Note 12. Current flowing only to the comparator circuit. The current value of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3 and ICMP when the comparator circuit operates in the Operating, HALT or STOP mode.
- Note 13. Current flowing only to the LVD circuit. The current value of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3 and ILVI when the LVD circuit operates in the Operating, HALT or STOP mode.
- Note 14. Current flowing only during self-programming.
- Note 15. Current flowing only during data flash rewrite.
- For shift time to the SNOOZE mode, see 23.3.3 SNOOZE mode in the RL78/L1C User's Manual. Note 16.
- Note 17. Current flowing only to the LCD controller/driver (VDD pin). The current value of the RL78 microcontrollers is the sum of the LCD operating current (ILCD1, ILCD2 or ILCD3) to the supply current (IDD1, or IDD2) when the LCD controller/driver operates in an operation mode or HALT mode. Not including the current that flows through the LCD panel.
- Note 18. Not including the current that flows through the external divider resistor divider resistor.
- Note 19. Current flowing to the UVBUS.
- Note 20. Including the operating current when fPLL = 48 MHz.
- Note 21. Including the current supplied from the pull-up resistor of the UDP pin to the pull-down resistor of the host device, in addition to the current consumed by this MCU during the suspended state.
- Remark 1. fil: Low-speed on-chip oscillator clock frequency
- Remark 2. fSUB: Subsystem clock frequency (XT1 clock oscillation frequency)
- Remark 3. fCLK: CPU/peripheral hardware clock frequency
- Remark 4. Temperature condition of the TYP. value is TA = 25°C



AC Timing Test Points Vin/Von Vін/Vон Test points VIL/VOL VIL/VOL External System Clock Timing 1/fex 1/fexs **t**EXL tехн **t**EXLS **t**EXHS EXCLK/EXCLKS TI/TO Timing t⊤ı∟ ttiH-TI00 to TI07, TI10 to TI17 1/fто TO00 to TO07, TO10 to TO17, TKBO00, TKBO01, TKBO10, TKBO11, TKBO20, TKBO21 Interrupt Request Input Timing tintl tinth-INTP0 to INTP7



#### Simplified I<sup>2</sup>C mode connection diagram (during communication at same potential)



#### Simplified I<sup>2</sup>C mode serial transfer timing (during communication at same potential)



- **Remark 1.**  $Rb[\Omega]$ : Communication line (SDAr) pull-up resistance, Cb[F]: Communication line (SDAr, SCLr) load capacitance **Remark 2.** r: IIC number (r = 00, 10, 20, 30), g: PIM number (g = 0 to 3),
- h: POM number (h = 0 to 3)
- Remark 3. fMCK: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), mn = 00 to 03, 10 to 13)



# (7) Communication at different potential (2.5 V) (CSI mode) (master mode, SCKp... internal clock output, corresponding CSI00 only)

Parameter	Symbol	Conditions		HS (high-speed main) Conditions Mode		LS (low-speed main) Mode		LV (low-voltage main) Mode		Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle time	tKCY1	tKCY1 ≥ fCLK/2	$2.7V \le V_{DD} < 3.6 V,$ $2.3 V \le V_b \le 2.7 V,$ $C_b = 20 \text{ pF}, \text{Rb} = 2.7 \text{ k}\Omega$	300		1150		1150		ns
SCKp high-level width	tкн1	$2.7 V \le V_{DD} \le 2.3 V \le V_{b} \le 2$ Cb = 20 pF, Rb	3.6 V, 2.7 V, = 2.7 kΩ	tксү1/2 - 120		tксү1/2 - 120		tксү1/2 - 120		ns
SCKp low-level width	tKL1	$\begin{array}{l} 2.7 \ V \leq V_{DD} < 3.6 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 20 \ pF, \ R_b = 1.4 \ k\Omega \end{array}$		tксү1/2 - 10		tkcy1/2 - 50		tkcy1/2 - 50		ns
SIp setup time (to SCKp↑) <sup>Note 1</sup>	tsiĸ1	$2.7 V \le V_{DD} \le 2.3 V \le V_b \le 2$ Cb = 20 pF, Rb	121		479		479		ns	
SIp hold time (from SCKp↑) <sup>Note 1</sup>	tKSI1	$2.7 V \le V_{DD} < 3.6 V,$ $2.3 V \le V_b \le 2.7 V,$ $C_b = 20 \text{ pF}, \text{ Rb} = 1.4 \text{ k}\Omega$		10		10		10		ns
Delay time from SCKp↓ to SOp output <sup>Note 1</sup>	tKSO1	2.7 V $\leq$ VDD $<$ 3.6 V, 2.3 V $\leq$ Vb $\leq$ 2.7 V, Cb = 20 pF, Rb = 1.4 k $\Omega$			130		130		130	ns
SIp setup time (to SCKp↓) <sup>Note 2</sup>	tSIK1	2.7 V $\leq$ VDD $<$ 3.6 V, 2.3 V $\leq$ Vb $\leq$ 2.7 V, Cb = 20 pF, Rb = 2.7 k $\Omega$		33		110		110		ns
SIp hold time (from SCKp↓) <sup>Note 2</sup>	tKSI1	2.7 V $\leq$ VDD $<$ 3.6 V, 2.3 V $\leq$ Vb $\leq$ 2.7 V, Cb = 20 pF, Rb = 2.7 k $\Omega$		10		10		10		ns
Delay time from SCKp↑ to SOp output <sup>Note 2</sup>	tKSO1	$2.7 V \le V_{DD} \le 2.3 V \le V_{b} \le 2.$ Cb = 20 pF, Rb	3.6 V, 7 V, = 2.7 kΩ		10		10		10	ns

#### $(TA = -40 \text{ to } +85^{\circ}C, 2.7 \text{ V} \le \text{VDD} \le 3.6 \text{ V}, \text{Vss} = 0 \text{ V})$

**Note 1.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.

**Note 2.** When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

**Remark 1.** Rb[Ω]: Communication line (SCKp, SOp) pull-up resistance, Cb[F]: Communication line (SCKp, SOp) load capacitance, Vb[V]: Communication line voltage

Remark 2. p: CSI number (p = 00), m: Unit number (m = 0), n: Channel number (n = 0), g: PIM and POM number (g = 2)

Remark 3. fMCK: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00))



Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

# 2.5.2 Serial interface IICA

(1) I<sup>2</sup>C standard mode

#### $(TA = -40 \text{ to } +85^{\circ}C, 1.6 \text{ V} \le \text{VDD} \le 3.6 \text{ V}, \text{Vss} = 0 \text{ V})$

Parameter	Symbol	ol Conditions		HS (high-sp Mo	HS (high-speed main) Mode		eed main) de	LV (low-voltage main) Mode		Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCLA0 clock	fSCL	Standard mode:	$2.7 \text{ V} \leq \text{VDD} \leq 3.6 \text{ V}$	0	100	0	100	0	100	kHz
frequency		fc∟k ≥ 1 MHz	1.8 V ≤ VDD ≤ 3.6 V	—	_	0	100	0	100	kHz
			$1.6 \text{ V} \leq \text{VDD} \leq 3.6 \text{ V}$	_	_	—	-	0	100	kHz
Setup time of	tsu: sta	$2.7 \text{ V} \leq \text{VDD} \leq 3.6$	6 V	4.7		4.7		4.7		μs
restart condition		$1.8 \text{ V} \leq \text{VDD} \leq 3.6$	S V	-	_	4.7		4.7		μs
		$1.6 \text{ V} \leq \text{VDD} \leq 3.6$	S V	-	_	-	_	4.7		μs
Hold time Note 1	tHD: STA	$2.7 V \leq VDD \leq 3.6$	S V	4.0		4.0		4.0		μs
		$1.8 \text{ V} \leq \text{VDD} \leq 3.6$	S V	-	_	4.0		4.0		μs
		$1.6 \text{ V} \leq \text{VDD} \leq 3.6$	S V	-	_	-	_	4.0		μs
Hold time when	tLOW	$2.7 V \leq VDD \leq 3.6$	S V	4.7		4.7		4.7		μs
SCLA0 = "L"		1.8 V ≤ VDD ≤ 3.6	S V	—		4.7		4.7		μs
		$1.6 \text{ V} \leq \text{VDD} \leq 3.6$	S V	_		—		4.7		μs
Hold time when	thigh	$2.7 V \le VDD \le 3.6$	S V	4.0		4.0		4.0		μs
SCLA0 = "H"		$1.8 \text{ V} \leq \text{VDD} \leq 3.6$	S V	-	_	4.0		4.0		μs
		$1.6 \text{ V} \leq \text{VDD} \leq 3.6$	S V	_		-	_	4.0		μs
Data setup time	tsu: dat	$2.7 V \le VDD \le 3.6$	S V	250		250		250		ns
(reception)		$1.8 \text{ V} \leq \text{VDD} \leq 3.6$	S V	-				250		ns
		$1.6 \text{ V} \leq \text{VDD} \leq 3.6$	S V	_		_		250		ns
Data hold time	thd: dat	$2.7 V \le VDD \le 3.6$	S V	0	3.45	0	3.45	0	3.45	μs
(transmission)		$1.8 \text{ V} \leq \text{VDD} \leq 3.6$	S V	—	_	0	3.45	0	3.45	μs
		$1.6 \text{ V} \leq \text{VDD} \leq 3.6$	6 V	_	_	—	-	0	3.45	μs
Setup time of stop	tsu: sto	$2.7 V \le VDD \le 3.6$	S V	4.0		4.0		4.0		μs
condition		1.8 V ≤ VDD ≤ 3.6 V		-	_	4.0		4.0		μs
		1.6 V ≤ VDD ≤ 3.6 V		-	_	-	_	4.0		μs
Bus-free time	tBUF	$2.7 \text{ V} \leq \text{VDD} \leq 3.6$	S V	4.7		4.7		4.7		μs
		1.8 V ≤ VDD ≤ 3.6	S V	_	_	4.7		4.7		μs
		1.6 V ≤ VDD ≤ 3.6	S V	-	-	-	-	4.7		μs

Note 1. The first clock pulse is generated after this period when the start/restart condition is detected.

Note 2. The maximum value (MAX.) of tHD:DAT is during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.

 Remark
 The maximum value of Cb (communication line capacitance) and the value of Rb (communication line pull-up resistor) at that time in each mode are as follows.

 Standard mode: Cb = 400 pF, Rb = 2.7 kΩ



#### (2) 1/4 bias method

#### $(TA = -40 \text{ to } +85^{\circ}C, 1.8 \text{ V} \le \text{VDD} \le 3.6 \text{ V}, \text{Vss} = 0 \text{ V})$

Parameter	Symbol	Conc	litions	MIN.	TYP.	MAX.	Unit
LCD output voltage variation range	VL1	C1 to C4 Note 1	VLCD = 04H	0.90	1.00	1.08	V
		= 0.47 µF <sup>Note 2</sup>	VLCD = 05H	0.95	1.05	1.13	V
			VLCD = 06H	1.00	1.10	1.18	V
			VLCD = 07H	1.05	1.15	1.23	V
			VLCD = 08H	1.10	1.20	1.28	V
			VLCD = 09H	1.15	1.25	1.33	V
			VLCD = 0AH	1.20	1.30	1.38	V
Doubler output voltage	VL2	C1 to C4 Note 1 =	= 0.47 μF	2 VL1 - 0.08	2 VL1	2 VL1	V
Tripler output voltage	VL3	C1 to C4 Note 1 =	= 0.47 μF	3 VL1 - 0.12	3 VL1	3 VL1	V
Quadruply output voltage	VL4	C1 to C5 <sup>Note 1</sup> = 0.47 µF		4 VL1 - 0.16	4 VL1	4 VL1	V
Reference voltage setup time Note 2	t∨WAIT1			5			ms
Voltage boost wait time Note 3	tvwait2	C1 to C5 Note 1 =	• 0.47µF	500			ms

Note 1. This is a capacitor that is connected between voltage pins used to drive the LCD.

C1: A capacitor connected between CAPH and CAPL

C2: A capacitor connected between VL1 and GND

C3: A capacitor connected between VL2 and GND

C4: A capacitor connected between VL3 and GND

C5: A capacitor connected between VL4 and GND

C1 = C2 = C3 = C4 = 0.47 µF±30%

**Note 2.** This is the time required to wait from when the reference voltage is specified by using the VLCD register (or when the internal voltage boosting method is selected (by setting the MDSET1 and MDSET0 bits of the LCDM0 register to 01B) if the default value reference voltage is used) until voltage boosting starts (VLCON = 1).

Note 3. This is the wait time from when voltage boosting is started (VLCON = 1) until display is enabled (LCDON = 1).



# 2.8.3 Capacitor split method

#### (1) 1/3 bias method

#### (TA = -40 to +85°C, 2.2 V $\leq$ VDD $\leq$ 3.6 V, Vss = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
VL4 voltage	VL4	C1 to C4 = 0.47 µF Note 2		Vdd		V
VL2 voltage	VL2	C1 to C4 = 0.47 µF Note 2	2/3 VL4 - 0.1	2/3 VL4	2/3 V <sub>L4</sub> + 0.1	V
VL1 voltage	VL1	C1 to C4 = 0.47 µF Note 2	1/3 Vl4 - 0.1	1/3 VL4	1/3 VL4 + 0.1	V
Capacitor split wait time Note 1	t∨wait		100			ms

Note 1. This is the wait time from when voltage bucking is started (VLCON = 1) until display is enabled (LCDON = 1).

Note 2. This is a capacitor that is connected between voltage pins used to drive the LCD.

C1: A capacitor connected between CAPH and CAPL

C2: A capacitor connected between VL1 and GND

C3: A capacitor connected between VL2 and GND

C4: A capacitor connected between VL4 and GND

 $C1 = C2 = C3 = C4 = 0.47 \ \mu F \pm 30\%$ 



# 2.12 Timing of Entry to Flash Memory Programming Modes

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
How long from when an external reset ends until the initial communication settings are specified	tsuinit	POR and LVD reset must end before the external reset ends.			100	ms
How long from when the TOOL0 pin is placed at the low level until an external reset ends	ts∪	POR and LVD reset must end before the external reset ends.	10			μs
Time to hold the TOOL0 pin at the low level after an external reset is released (excluding the processing time of the firmware to control the flash memory)	thd	POR and LVD reset must end before the external reset ends.	1			ms



<1> The low level is input to the TOOL0 pin.

<2> The external reset ends (POR and LVD reset must end before the external reset ends.).

<3> The TOOL0 pin is set to the high level.

<4> Setting of the flash memory programming mode by UART reception and complete the baud rate setting.

- **Remark** tsuinit: The segment shows that it is necessary to finish specifying the initial communication settings within 100 ms from when the resets end.
  - tsu: How long from when the TOOL0 pin is placed at the low level until a external reset ends
  - tHD: How long to keep the TOOL0 pin at the low level from when the external and internal resets end (except soft processing time)

**RL78/L1C** 



# 3. ELECTRICAL SPECIFICATIONS (G: INDUSTRIAL APPLICATIONS TA = - 40 to +105°C)

This chapter describes the following electrical specifications. Target products G: Industrial applications TA = -40 to +105°C R5F110xxGxx, R5F111xxGxx

- Caution 1. The RL78 microcontroller has an on-chip debug function, which is provided for development and evaluation. Do not use the on-chip debug function in products designated for mass production, because the guaranteed number of rewritable times of the flash memory may be exceeded when this function is used, and product reliability therefore cannot be guaranteed. Renesas Electronics is not liable for problems occurring when the on-chip debug function is used.
- Caution 2. The pins mounted depend on the product. Refer to 2.1 Port Function to 2.2.1 With functions for each product in the RL78/L1C User's Manual.
- Caution 3. Please contact Renesas Electronics sales office for derating of operation under TA = +85°C to +105°C. Derating is the systematic reduction of load for the sake of improved reliability.
- **Remark** When the RL78 microcontroller is used in the range of TA = -40 to +85°C, see **2. ELECTRICAL SPECIFICATIONS (TA = -40 to +85°C)**.

The following functions differ between the products "G: Industrial applications (TA = -40 to +105°C)" and the products "A: Consumer applications and G: Industrial applications (when used in the range of TA = -40 to +85°C)".

Parameter	A: Consumer applications	G: Industrial applications
Operating ambient temperature	TA = -40 to +85°C	TA = -40 to +105°C
Operating mode Operating voltage range	HS (high-speed main) mode: 2.7 V $\leq$ VDD $\leq$ 3.6 V@1 MHz to 24 MHz 2.4 V $\leq$ VDD $\leq$ 3.6 V@1 MHz to 16 MHz LS (low-speed main) mode: 1.8 V $\leq$ VDD $\leq$ 3.6 V@1 MHz to 8 MHz LV (low-voltage main) mode: 1.6 V $\leq$ VDD $\leq$ 3.6 V@1 MHz to 4 MHz	HS (high-speed main) mode only: 2.7 V ≤ VDD ≤ 3.6 V@1 MHz to 24 MHz 2.4 V ≤ VDD ≤ 3.6 V@1 MHz to 16 MHz
High-speed on-chip oscillator clock accuracy	1.8 V $\leq$ VDD $\leq$ 3.6 V: $\pm$ 1.0% @ TA = -20 to +85°C $\pm$ 1.5% @ TA = -40 to -20°C 1.6 V $\leq$ VDD $\leq$ 1.8 V: $\pm$ 5.0% @ TA = -20 to +85°C $\pm$ 5.5% @ TA = -40 to -20°C	2.4 V ≤ VDD ≤ 3.6 V: ±2.0% @ TA = +85 to +105°C ±1.0% @ TA = -20 to +85°C ±1.5% @ TA = -40 to -20°C
Serial array unit	UART CSI: fcLK/4 Simplified I <sup>2</sup> C communication	UART CSI: fcLK/4 Simplified I <sup>2</sup> C communication
lica	Normal mode Fast mode Fast mode plus	Normal mode Fast mode
Voltage detector	<ul> <li>Rise detection: 1.67 V to 3.13 V (12 levels)</li> <li>Fall detection: 1.63 V to 3.06 V (12 levels)</li> </ul>	<ul> <li>Rise detection: 2.61 V to 3.13 V (6 levels)</li> <li>Fall detection: 2.55 V to 3.06 V (6 levels)</li> </ul>

**Remark** The electrical characteristics of the products G: Industrial applications (TA = -40 to +105°C) are different from those of the products "A: Consumer applications". For details, refer to **3.1** to **3.12**.

RENESAS

# 3.4 AC Characteristics

### 3.4.1 Basic operation

#### $(TA = -40 \text{ to } +105^{\circ}C, 2.4 \text{ V} \le \text{AVDD} = \text{VDD} \le 3.6 \text{ V}, \text{Vss} = 0 \text{ V})$

Symbol Conditions MIN. TYP. MAX. Unit Items Тсү HS (high-speed main) 0.0417 Instruction cycle Main system  $2.7 \text{ V} \leq \text{VDD} \leq 3.6 \text{ V}$ 1 μs (minimum instruction clock (fMAIN) mode  $2.4 \text{ V} \leq \text{VDD} < 2.7 \text{ V}$ 0.0625 1 μs execution time) operation Subsystem clock (fSUB) operation  $2.4 \text{ V} \leq \text{VDD} \leq 3.6 \text{ V}$ 28.5 30.5 31.3 μs In the self-HS (high-speed main)  $2.7 \text{ V} \leq \text{VDD} \leq 3.6 \text{ V}$ 0.0417 1 μs programming mode 0.0625 2.4 V ≤ VDD < 2.7 V 1 μs mode External main system fEX 2.7 V ≤ VDD ≤ 3.6 V 1.0 20.0 MHz clock frequency 2.4 V ≤ Vpp < 2.7 V 1.0 16.0 MHz fext 32 35 kHz External main system texн,  $2.7 \text{ V} \leq \text{VDD} \leq 3.6 \text{ V}$ 24 ns clock input high-level **t**EXL 2.4 V ≤ VDD < 2.7 V 30 ns width, low-level width texns, 13.7 μs **t**EXLS TI00 to TI07 input 1/fмск + tтıн. ns high-level width, t⊤ı∟ 10 low-level width

Remark fMCK: Timer array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of timer mode register mn (TMRmn). m: Unit number (m = 0), n: Channel number (n = 0 to 7))



(1/2)

# (TA = -40 to +105°C, 2.4 V $\leq$ AVDD = VDD $\leq$ 3.6 V, Vss = 0 V)

(2/2)

Items	Symbol	Conditions			TYP.	MAX.	Unit
TO00 to TO07, TKBO00,	fто	HS (high-speed main) mode	2.7 V ≤ VDD ≤ 3.6 V			8	MHz
TKBO01, TKBO10, TKBO11,			2.4 V ≤ VDD < 2.7 V			8	MHz
TKBO20, TKBO21							
output frequency							
PCLBUZ0, PCLBUZ1 output	fPCL	HS (high-speed main) mode	2.7 V ≤ VDD ≤ 3.6 V			8	MHz
frequency			$2.4 \text{ V} \leq \text{VDD} \leq 2.7 \text{ V}$			8	MHz
Interrupt input high-level width,	tinth,	INTP0 to INTP7	$2.4 \text{ V} \leq \text{VDD} \leq 3.6 \text{ V}$	1			μs
low-level width	tintl						
Key interrupt input low-level	tĸĸ	2.4 V ≤ VDD ≤ 3.6 V	·	250			ns
width							
TMKB2 forced output stop input	tihr	INTP0 to INTP7	fclк > 16 MHz	125			ns
high-level width			fclk ≤ 16 MHz	2			fclk
RESET low-level width	tRSL			10			μs



#### CSI mode connection diagram (during communication at different potential)



**Remark 1.** Rb[Ω]: Communication line (SCKp, SOp) pull-up resistance, Cb[F]: Communication line (SCKp, SOp) load capacitance, Vb[V]: Communication line voltage

**Remark 2.** p: CSI number (p = 00, 10, 20, 30), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), g: PIM and POM number (g = 0 to 3)

Remark 3. fMCK: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,

n: Channel number (mn = 00))



# 3.5.3 USB

#### (1) Electrical specifications

#### $(TA = -40 \text{ to } +105^{\circ}C, 2.4 \text{ V} \le \text{VDD} \le 3.6 \text{ V}, \text{Vss} = 0 \text{ V})$

Parameter		Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Uregc	UREGC output voltage characteristic	Uregc	UVBUS = 4.0 to 5.5 V, PXXCON = VDDUSBE = 1	3.0	3.3	3.6	V
UVBUS	UVBUS input voltage characteristic	UVBUS	Function	4.35 (4.02 <sup>Note</sup> )	5.00	5.25	V

Note Value of instantaneous voltage

#### $(TA = -40 \text{ to } +105^{\circ}C, 4.35 \text{ V} \le UVBUS \le 5.25 \text{ V}, 2.4 \text{ V} \le VDD \le 3.6 \text{ V}, \text{VSS} = 0 \text{ V})$

Parameter		Symbol	Conditions	MIN.	TYP.	MAX.	Unit	
Input	Input voltag	nput voltage			2.0			V
characteristic (FS/LS receiver)			VIL				0.8	V
	Difference input sensitivity		Vdi	UDP voltage - UDM voltage	0.2			V
	Difference common mode range		Vсм		0.8		2.5	V
Output Output vo		age	Vон	Іон = -200 μА	2.8		3.6	V
characteristic			Vol	IOL = 2 mA	0		0.3	V
(FS driver)	Transition	Rising	tFR	Rising: From 10% to 90% of amplitude,			20	ns
	time	Falling	tFF	Falling: From 90% to 10% of amplitude,	4		20	ns
	Matching (TFR/TFF)		VFRFM	CL = 50 pF	90		111.1	%
	Crossover voltage		VFCRS		1.3		2.0	V
	Output Impedance		Zdrv		28		44	Ω
Output	Output voltage		Vон		2.8		3.6	V
characteristic			Vol		0		0.3	V
(LS driver)	Transition time	Rising	tLR	Rising: From 10% to 90% of amplitude,			300	ns
		Falling	tLF	Falling: From 90% to 10% of amplitude,	75		300	ns
	Matching (TFR/TFF)		VLTFM	CL = 250 pF to 750 pF	80		125	%
				The UDP and UDM pins are individually pulled				
	Crossover voltage Note		VLCRS	down via 15 kΩ	1.3		2.0	V
Pull-up,	Pull-down i	resistor	RPD		14.25		24.80	kΩ
Pull-down	Pull-up resistor	Idle	Rpui		0.9		1.575	kΩ
		Reception	Rpua		1.425		3.09	kΩ
UVBUS	UVBUS pull-down resistor		Rvbus	UVBUS voltage = 5.5 V		1000		kΩ
	UVBUS input voltage		Viн		3.20			V
			VIL				0.8	V

**Note** Excludes the first signal transition from the idle state.



# 3.6.6 LVD circuit characteristics

Parameter		Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection voltage	Supply voltage level	Vlvd2	Power supply rise time	3.01	3.13	3.25	V
			Power supply fall time	2.94	3.06	3.18	V
		VLVD3	Power supply rise time	2.90	3.02	3.14	V
			Power supply fall time	2.85	2.96	3.07	V
		VLVD4	Power supply rise time	2.81	2.92	3.03	V
			Power supply fall time	2.75	2.86	2.97	V
		VLVD5	Power supply rise time	2.71	2.81	2.92	V
			Power supply fall time	2.64	2.75	2.86	V
		VLVD6	Power supply rise time	2.61	2.71	2.81	V
			Power supply fall time	2.55	2.65	2.75	V
		VLVD7	Power supply rise time	2.51	2.61	2.71	V
			Power supply fall time	2.45	2.55	2.65	V
Minimum pulse width		t∟w		300			μs
Detection delay tim	ie					300	μs

Caution Set the detection voltage (VLVD) to be within the operating voltage range. The operating voltage range depends on the setting of the user option byte (000C2H/010C2H). The following shows the operating voltage range. HS (high-speed main) mode: VDD = 2.7 to 3.6 V at 1 MHz to 24 MHz

VDD = 2.4 to 3.6 V at 1 MHz to 16 MHz



# 4. PACKAGE DRAWINGS

# 4.1 80-pin products

R5F110MEAFB, R5F110MFAFB, R5F110MGAFB, R5F110MHAFB, R5F110MJAFB R5F111MEAFB, R5F111MFAFB, R5F111MGAFB, R5F111MHAFB, R5F111MJAFB R5F110MEGFB, R5F110MFGFB, R5F110MGGFB, R5F110MHGFB, R5F110MJGFB R5F111MEGFB, R5F111MFGFB, R5F111MGGFB, R5F111MHGFB, R5F111MJGFB





# 4.3 100-pin products

R5F110PEAFB, R5F110PFAFB, R5F110PGAFB, R5F110PHAFB, R5F110PJAFB R5F111PEAFB, R5F111PFAFB, R5F111PGAFB, R5F111PHAFB, R5F111PJAFB R5F110PEGFB, R5F110PFGFB, R5F110PGGFB, R5F110PHGFB, R5F110PJGFB R5F111PEGFB, R5F111PFGFB, R5F111PGGFB, R5F111PHGFB, R5F111PJGFB





C Datasheet
С

SuperFlash is a registered trademark of Silicon Storage Technology, Inc. in several countries including the United States and Japan.

Caution: This product uses SuperFlash<sup>®</sup> technology licensed from Silicon Storage Technology, Inc.

All trademarks and registered trademarks are the property of their respective owners.