

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFl

Details	
Product Status	Active
Core Processor	RL78
Core Size	16-Bit
Speed	24MHz
Connectivity	CSI, I ² C, LINbus, UART/USART, USB
Peripherals	LCD, LVD, POR, PWM, WDT
Number of I/O	51
Program Memory Size	96KB (96K x 8)
Program Memory Type	FLASH
EEPROM Size	8K x 8
RAM Size	10K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 3.6V
Data Converters	A/D 9x8/12b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	80-LQFP
Supplier Device Package	80-LQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f110mfgfb-30

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

2.3 DC Characteristics

2.3.1 Pin characteristics

(TA = -40 to +85°C, 1.6 V \leq AVDD = VDD \leq 3.6 V, Vss = 0 V)

Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Output current, high ^{Note 1}	ЮН2	Per pin for P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P46, P50 to P57, P70 to P77, P80 to P83, P125 to P127, P130, P140 to P143				-10.0 Note 2	mA
		P30 to P37, P40 to P46, P50 to P57, P70 to P77, P80 to P83, P125 to P127, P130,	$2.7 V \le VDD \le 3.6 V$ $1.8 V \le VDD \le 2.7 V$			-15.0 -7.0	mA mA
			$1.6 V \le VDD < 1.8 V$			-3.0	mA
		Per pin for P150 to P156	1.6 V ≤ VDD ≤ 3.6 V			-0.1 Note 2	mA
		Total of all pins	$1.6 \text{ V} \le \text{VDD} \le 3.6 \text{ V}$			-0.7	mA

Note 1. Value of current at which the device operation is guaranteed even if the current flows from the VDD pin to an output pin.

Note 2. However, do not exceed the total current value.

Note 3. Specification under conditions where the duty factor \leq 70%.

The output current value that has changed to the duty factor > 70% the duty ratio can be calculated with the following expression (when changing the duty factor from 70% to n%).

• Total output current of pins = $(IOH \times 0.7)/(n \times 0.01)$

<Example> Where n = 80% and IOH = -10.0 mA

Total output current of pins = (-10.0 × 0.7)/(80 × 0.01) ≈ -8.7 mA

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

Caution P00 to P02, P10 to P12, P24 to P26, P33 to P35, and P42 to P44 do not output high level in N-ch open-drain mode.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

<R>

<R>



- Note 1. Total current flowing into VDD, including the input leakage current flowing when the level of the input pin is fixed to VDD, or Vss. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the LCD controller/driver, A/D converter, D/A converter, comparator, LVD circuit, USB 2.0 function module, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
 Note 2. When high-speed on-chip oscillator and subsystem clock are stopped.
 Note 3. When high-speed system clock and subsystem clock are stopped.
- Note 4. When high-speed on-chip oscillator and high-speed system clock are stopped. When AMPHS1 = 1 (Ultra-low power consumption oscillation). However, not including the current flowing into the real-time clock 2, 12-bit interval timer, and watchdog timer.
- **Note 5.** Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode:	$2.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}_{@}1 \text{ MHz}$ to 24 MHz
	2.4 V ≤ VDD ≤ 3.6 V@1 MHz to 16 MHz
LS (low-speed main) mode:	1.8 V ≤ VDD ≤ 3.6 V@1 MHz to 8 MHz
LV (low-voltage main) mode	1.6 V ≤ VDD ≤ 3.6 V@1 MHz to 4 MHz

- **Remark 1.** fMX: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
- **Remark 2.** fHOCO: High-speed on-chip oscillator clock frequency (48 MHz max.)
- Remark 3. fill: Main system clock source frequency when the high-speed on-chip oscillator clock divided 1, 2, 4, or 8, or the PLL clock divided by 2, 4, or 8 is selected (24 MHz max.)
- Remark 4. fSUB: Subsystem clock frequency (XT1 clock oscillation frequency)
- Remark 5. Except subsystem clock operation, temperature condition of the TYP. value is TA = 25°C





(TA = -40 to +85°C, 1.6 V ≤ A	Vdd = Vd	D ≤ 3.6 V, Vss = 0 V)					(2/2)
Items	Symbol	Conditions			TYP.	MAX.	Unit
TO00 to TO07, TKBO00,	fто	HS (high-speed main) mode	$2.7 \text{ V} \leq \text{VDD} \leq 3.6 \text{ V}$			8	MHz
TKBO01, TKBO10, TKBO11,			$2.4 \text{ V} \leq \text{VDD} < 2.7 \text{ V}$			8	MHz
TKBO20, TKBO21 output frequency		LS (low-speed main) mode	1.8 V ≤ VDD ≤ 3.6 V			4	MHz
ouput nequency		LV (low-voltage main) mode	1.6 V ≤ VDD ≤ 3.6 V			2	MHz
PCLBUZ0, PCLBUZ1 output frequency	fPCL	HS (high-speed main) mode	2.7 V ≤ VDD ≤ 3.6 V			8	MHz
			$2.4 \text{ V} \leq \text{VDD} < 2.7 \text{ V}$			8	MHz
		LS (low-speed main) mode	1.8 V ≤ VDD ≤ 3.6 V			4	MHz
		LV (low-voltage main) mode	1.8 V ≤ VDD ≤ 3.6 V			2	MHz
Interrupt input high-level width, low-level width	tinth, tintl	INTP0 to INTP7	1.6 V ≤ VDD ≤ 3.6 V	1			μs
Key interrupt input low-level	tĸĸ	1.8 V ≤ VDD ≤ 3.6 V		250			ns
width		1.6 V ≤ VDD < 1.8 V		1			μs
TMKB2 forced output stop input	tihr	INTP0 to INTP7	fclk > 16 MHz	125			ns
high-level width			fclk ≤ 16 MHz	2			fclk
RESET low-level width	trsl		L	10			μs

$\pm 95^{\circ}C$ 1 G V \leq AV PP = VPP \leq 2 G V Vcc = 0 V/

R01DS0192EJ0220 Rev.2.20 Dec 28, 2017








— When the high-speed on-chip oscillator clock is selected

- — During self programming
- ----- When high-speed system clock is selected

TCY vs VDD (LV (low-voltage main) mode)





Parameter Symbol		Conditions		HS (high- main) M	•	LS (low-speed main) Mode		LV (low-voltage main) Mode		Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
SCKp cycle	tKCY2	2.7 V ≤ VDD < 3.6 V	fмск > 16 MHz	8/fмск		—		—		ns
time Note 5			fмск ≤ 16 MHz	6/fмск		6/fмск		6/fмск		ns
		2.4 V ≤ VDD < 3.6 V		6/fмск and 500		6/fмск and 500		6/fмск and 500		ns
		1.8 V ≤ VDD < 3.6 V		—		6/fмск and 750		6/fмск and 750		ns
		1.6 V ≤ VDD < 3.6 V		—		—		6/fмск and 1500		ns
SCKp high-/	tKH2, tKL2	$2.7 \text{ V} \leq \text{VDD} \leq 3.6 \text{ V}$		tkcy2/2 - 8		tkcy2/2 - 8		tkcy2/2 - 8		ns
low-level width		1.8 V ≤ VDD ≤ 3.6 V		—		tксү2/2 - 18		tkcy2/2 - 18		ns
		1.6 V ≤ VDD ≤ 3.6 V		—		—		tkcy1/2 - 66		ns
SIp setup time	tSIK2	$2.7 \text{ V} \leq \text{VDD} \leq 3.6 \text{ V}$		1/fмск + 20		1/fмск + 30		1/fмск + 30		ns
(to SCKp↑) Note 1		$2.4 \text{ V} \leq \text{V}_{\text{DD}} \leq 3.6 \text{ V}$		1/fмск + 30		1/fмск + 30		1/fмск + 30		ns
		1.8 V ≤ VDD < 3.6 V		—		1/fмск + 30		1/fмск + 30		ns
		1.6 V ≤ VDD < 3.6 V		—		—		1/fмск + 40		ns
SIp hold time	tKSI2	$2.4 \text{ V} \leq \text{V}_{\text{DD}} < 3.6 \text{ V}$		1/fмск + 31		1/fмск + 31		1/fмск + 31		ns
(from SCKp↑) Note 2		1.8 V ≤ VDD < 3.6 V		—		1/fмск + 31		1/fмск + 31		ns
11010 2		1.6 V ≤ VDD < 3.6 V		—		—		1/fмск + 250		ns
Delay time from SCKp↓ to	tKSO2	C = 30 pF Note 4	2.7 V ≤ VDD ≤ 3.6 V		2/fмск + 44		2/fмск + 110		2/fмск + 110	ns
SOp output Note 3			$2.4 \text{ V} \leq \text{VDD} < 3.6 \text{ V}$		2/fмск + 75		2/fмск + 110		2/fмск + 110	ns
			1.8 V ≤ VDD < 3.6 V		—		2/fмск + 110		2/fмск + 110	ns
			1.6 V ≤ VDD < 3.6 V		—		—		2/fмск + 220	ns

(4) During communication at same potential (CSI mode) (slave mode, SCKp... external clock input) (TA = -40 to +85°C, 1.6 V \leq VDD \leq 3.6 V, Vss = 0 V)

Note 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Note 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Note 4. C is the load capacitance of the SOp output lines.

Note 5. The maximum transfer rate when using the SNOOZE mode is 1 Mbps.

Caution Select the normal input buffer for the SIp pin and the normal output mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg).


Remark 1. p: CSI number (p = 00, 10, 20, 30), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), g: PIM number (g = 0 to 3)

Remark 2. fMCK: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13))



Note 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

CSI mode connection diagram (during communication at different potential)



- **Remark 1.** Rb[Ω]: Communication line (SOp) pull-up resistance, Cb[F]: Communication line (SOp) load capacitance, Vb[V]: Communication line voltage
- **Remark 2.** p: CSI number (p = 00, 10, 20, 30), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), g: PIM and POM number (g = 0 to 3)
- Remark 3. fMCK: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00, 02, 10, 12))



2.5.2 Serial interface IICA

(1) I²C standard mode

$(TA = -40 \text{ to } +85^{\circ}C, 1.6 \text{ V} \le \text{VDD} \le 3.6 \text{ V}, \text{Vss} = 0 \text{ V})$

Parameter Symbol		Conditions			HS (high-speed main) Mode		LS (low-speed main) Mode		LV (low-voltage main) Mode	
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCLA0 clock	fscl	Standard mode:	$2.7 \text{ V} \leq \text{VDD} \leq 3.6 \text{ V}$	0	100	0	100	0	100	kHz
frequency		fc∟k ≥ 1 MHz	$1.8 \text{ V} \leq \text{VDD} \leq 3.6 \text{ V}$	—	—	0	100	0	100	kHz
			$1.6 \text{ V} \leq \text{VDD} \leq 3.6 \text{ V}$	—	—	—	—	0	100	kHz
Setup time of	tsu: sta	$2.7 V \leq VDD \leq 3.6$	S V	4.7		4.7		4.7		μs
restart condition		$1.8 \text{ V} \leq \text{VDD} \leq 3.6$	S V	-	_	4.7		4.7		μs
		$1.6 \text{ V} \leq \text{VDD} \leq 3.6$	S V	-	_	-	_	4.7		μs
Hold time Note 1	thd: STA	2.7 V ≤ VDD ≤ 3.6	γV	4.0		4.0		4.0		μs
		$1.8 \text{ V} \leq \text{VDD} \leq 3.6$	S V	-	_	4.0		4.0		μs
		1.6 V ≤ VDD ≤ 3.6	S V	-	_	-	_	4.0		μs
Hold time when	tLOW	$2.7 V \leq VDD \leq 3.6$	S V	4.7		4.7		4.7		μs
SCLA0 = "L"		1.8 V ≤ VDD ≤ 3.6 V		—		4.7		4.7		μs
		$1.6 \text{ V} \leq \text{VDD} \leq 3.6$	S V	_		—		4.7		μs
Hold time when	tнigн	$2.7 \text{ V} \leq \text{VDD} \leq 3.6 \text{ V}$		4.0		4.0		4.0		μs
SCLA0 = "H"		1.8 V ≤ VDD ≤ 3.6 V		—		4.0		4.0		μs
		$1.6 \text{ V} \leq \text{VDD} \leq 3.6$	γV	—		-	_	4.0		μs
Data setup time	tsu: DAT	$2.7 \text{ V} \leq \text{VDD} \leq 3.6$	S V	250		250		250		ns
(reception)		1.8 V ≤ VDD ≤ 3.6 V		_		250		250		ns
		1.6 V ≤ VDD ≤ 3.6	_		_		250		ns	
Data hold time	thd: dat	$2.7 \text{ V} \leq \text{VDD} \leq 3.6$	S V	0	3.45	0	3.45	0	3.45	μs
(transmission) Note 2		$1.8 \text{ V} \leq \text{VDD} \leq 3.6$	γV	—	—	0	3.45	0	3.45	μs
		$1.6 \text{ V} \leq \text{VDD} \leq 3.6$	γV	-	—	—	—	0	3.45	μs
Setup time of stop	tsu: sto	2.7 V ≤ VDD ≤ 3.6	γV	4.0		4.0		4.0		μs
condition		1.8 V ≤ VDD ≤ 3.6 V		—		4.0		4.0		μs
		1.6 V ≤ VDD ≤ 3.6	S V	-	_	-	_	4.0		μs
Bus-free time	tBUF	$2.7 \text{ V} \leq \text{VDD} \leq 3.6$	γV	4.7		4.7		4.7		μs
		1.8 V ≤ VDD ≤ 3.6	γV	-	_	4.7		4.7		μs
		1.6 V ≤ VDD ≤ 3.6	SV .	-	_	-	_	4.7		μs

Note 1. The first clock pulse is generated after this period when the start/restart condition is detected.


Note 2. The maximum value (MAX.) of tHD:DAT is during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.

 Remark
 The maximum value of Cb (communication line capacitance) and the value of Rb (communication line pull-up resistor) at that time in each mode are as follows.

 Standard mode: Cb = 400 pF, Rb = 2.7 kΩ



Timing of UDP and UDM



(2) BC standard

(TA = -40 to +85°C, 4.35 V \leq UVBUS \leq 5.25 V, 2.4 V \leq VDD \leq 3.6 V, VSS = 0 V, HS (High-speed main) mode only)

	Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
USB	UDP sink current	IDP_SINK		25	100	175	μA
standard	UDM sink current	IDM_SINK		25	100	175	μA
BC1.2	DCD source current	IDP_SRC		7	10	13	μA
	Data detection voltage	VDAT_REF		0.25	0.325	0.4	V
	UDP source voltage	VDP_SRC	Output current 250 µA	0.5	0.6	0.7	V
	UDM source voltage	VDM_SRC	Output current 250 µA	0.5	0.6	0.7	V



2.6 Analog Characteristics

2.6.1 A/D converter characteristics

Classification of A/D converter characteristics

Reference Voltage	Reference voltage (+) = AVREFP Reference voltage (-) = AVREFM	Reference voltage (+) = AVDD Reference voltage (-) = AVSS	Reference voltage (+) = Internal reference voltage Reference voltage (-) = AVSS
High-accuracy channel; ANI0 to ANI6 (input buffer power supply: AVDD)	Refer to 2.6.1 (1) . Refer to 2.6.1 (2) .	Refer to 2.6.1 (3) .	Refer to 2.6.1 (6) .
Standard channel; ANI16 to ANI21 (input buffer power supply: VDD)	Refer to 2.6.1 (4) .	Refer to 2.6.1 (5) .	
Internal reference voltage, Temperature sensor output voltage	Refer to 2.6.1 (4) .	Refer to 2.6.1 (5) .	_

(1) When reference voltage (+) = AVREFP/ANI0 (ADREFP1 = 0, ADREFP0 = 1), reference voltage (-) = AVREFM/ANI1 (ADREFM = 1), target for conversion: ANI2 to ANI6

(TA = -40 to +85°C, 2.4 V \leq AVREFP \leq AVDD = VDD \leq 3.6 V, VSS = 0 V, AVSS = 0 V, reference voltage (+) = AVREFP,
reference voltage (-) = AVREFM = 0 V, HALT mode)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Resolution	Res				12	bit
Overall error Notes 1, 2, 3	AINL	12-bit resolution		±1.7	±3.3	LSB
Conversion time	tCONV	ADTYP = 0, 12-bit resolution	3.375			μs
Zero-scale error Notes 1, 2, 3	Ezs	12-bit resolution		±1.3	±3.2	LSB
Full-scale error Notes 1, 2, 3	EFS	12-bit resolution		±0.7	±2.9	LSB
Integral linearity error Notes 1, 2, 3	ILE	12-bit resolution		±1.0	±1.4	LSB
Differential linearity error Notes 1, 2, 3	DLE	12-bit resolution		±0.9	±1.2	LSB
Analog input voltage	VAIN		0		AVREFP	V

Note 1. TYP. Value is the average value at AVDD = AVREFP = 3 V and TA = 25° C. MAX. value is the average value $\pm 3\sigma$ at normalized distribution.

Note 2. These values are the results of characteristic evaluation and are not checked for shipment.

Note 3. Excludes quantization error (±1/2 LSB).

Caution 1. Route the wiring so that noise will not be superimposed on each power line and ground line, and insert a capacitor to suppress noise.

In addition, separate the reference voltage line of AVREFP from the other power lines to keep it free from the influences of noise.

Caution 2. During A/D conversion, keep a pulse, such as a digital signal, that abruptly changes its level from being input to or output from the pins adjacent to the converter pins and P150 to P156.



2.8 LCD Characteristics

2.8.1 Resistance division method

(1) Static display mode

(TA = -40 to +85°C, VL4 (MIN.) \leq VDD \leq 3.6 V, Vss = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
LCD drive voltage	VL4		2.0		Vdd	V

(2) 1/2 bias method, 1/4 bias method

$(TA = -40 \text{ to } +85^{\circ}C, VL4 \text{ (MIN.)} \le VDD \le 3.6 \text{ V}, VSS = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
LCD drive voltage	VL4		2.7		Vdd	V

(3) 1/3 bias method

(TA = -40 to +85°C, VL4 (MIN.) \leq VDD \leq 3.6 V, Vss = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
LCD drive voltage	VL4		2.5		Vdd	V



Items	Symbol	Conditio	ns		MIN.	TYP.	MAX.	Unit
Input leakage current, high	ILIH1	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P46, P50 to P57, P60, P61, P70 to P77, P80 to P83, P125 to P127, P137, P140 to P143, RESET	VI = VDD				1	μΑ
	ILIH2	P20, P21, P140 to P143	VI = VDD				1	μA
	Ілнз	P121 to P124 (X1, X2, EXCLK, XT1, XT2, EXCLKS)	VI = VDD	In input port or external clock input			1	μA
				In resonator connection			10	μA
	ILIH4	P150 to P156	VI = AVDI	D			1	μA
Input leakage current, low	ILIL1	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P46, P50 to P57, P60, P61, P70 to P77, P80 to P83, P125 to P127, P137, P140 to P143, RESET	VI = VSS				-1	μA
	ILIL2	P20, P21, P140 to P143	VI = Vss				-1	μA
	Ilil3	P121 to P124 (X1, X2, EXCLK, XT1, XT2, EXCLKS)	VI = VSS	In input port or external clock input			-1	μA
				In resonator connection			-10	μA
	ILIL4	P150 to P156	VI = AVss	6			-1	μA
On-chip pull-up resistance	Ru1	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P50 to P57, P70 to P77, P140 to P143, P125 to P127	VI = VSS	$2.4 \text{ V} \leq \text{VDD} \leq 3.6 \text{ V}$	10	20	100	kΩ
	Ru2	P40 to P46, P80 to P83	VI = Vss		10	20	100	kΩ

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.



3.3.2 Supply current characteristics

 $(TA = -40 \text{ to } +105^{\circ}C, 2.4 \text{ V} \le \text{VDD} \le 3.6 \text{ V}, \text{Vss} = 0 \text{ V})$

(1/2)Parameter Symbol Conditions MIN. TYP. MAX. Unit VDD = 3.6 V 2.9 Supply IDD1 Operating HS fHOCO = 48 MHz Note 3, Basic 2.2 mΑ current Note 1 mode (high-speed main) fiH = 24 MHz Note 3 operation VDD = 3.0 V 2.2 2.9 mode Note 5 Normal VDD = 3.6 V 4.4 9.2 operation VDD = 3.0 V 4.4 9.2 fHOCO = 24 MHz Note 3. Basic VDD = 3.6 V 2.0 2.6 fIH = 24 MHz Note 3 operation VDD = 3.0 V2.0 2.6 VDD = 3.6 V Normal 4.2 7.0 operation VDD = 3.0 V 4.2 7.0 VDD = 3.6 V fHOCO = 16 MHz Note 3, Normal 3.1 5.0 operation fiH = 16 MHz Note 3 VDD = 3.0 V 3.1 5.0 HS fmx = 20 MHz Note 2, Normal Square wave input 3.5 5.9 mΑ (high-speed main) VDD = 3.6 V operation Resonator connection 3.6 6.0 mode Note 5 fMX = 20 MHz Note 2, Normal Square wave input 3.5 5.9 VDD = 3.0 V operation Resonator connection 3.6 6.0 fmx = 16 MHz Note 2, Square wave input 2.9 4.5 Normal VDD = 3.6 V operation Resonator connection 3.1 4.6 fMX = 16 MHz Note 2, Normal Square wave input 29 45 operation VDD = 3.0 VResonator connection 3.1 4.6 fmx = 10 MHz Note 2, Normal Square wave input 2.1 3.5 VDD = 3.6 V operation Resonator connection 22 35 fmx = 10 MHz Note 2. Normal 2.1 3.5 Square wave input VDD = 3.0 V operation Resonator connection 22 3.5 fPLL = 48 MHz, VDD = 3.6 V нs Normal 47 76 mΑ (High-speed main) fCLK = 24 MHz Note 2 operation VDD = 3.0 V 4.7 7.6 mode fPLL = 48 MHz, Normal VDD = 3.6 V 3.1 5.2 (PLL operation) fCLK = 12 MHz Note 2 operation VDD = 3.0 V 3.1 5.1 fPLL = 48 MHz, VDD = 3.6 V 2.3 Normal 3.9 fclk = 6 MHz Note 2 operation VDD = 3.0 V23 39 6.9 Subsystem clock fsug = 32 768 kHz Note 4 Normal 4.6 Square wave input μA operation TA = -40°C operation Resonator connection 4.7 6.9 Normal 49 7.0 fSUB = 32.768 kHz Note 4 Square wave input TA = +25°C operation Resonator connection 50 7.2 fSUB = 32.768 kHz Note 4 Normal Square wave input 5.2 7.6 $TA = +50^{\circ}C$ operation 77 Resonator connection 52 fsub = 32.768 kHz Note 4 Normal Square wave input 5.5 9.3 TA = +70°C operation Resonator connection 5.6 9.4 6.2 13.3 fSUB = 32.768 kHz Note 4 Normal Square wave input TA = +85°C operation 6.2 13.4 Resonator connection fSUB = 32.768 kHz Note 4 Normal Square wave input 8.3 46.0 TA = +105°C operation Resonator connection 8.4 46.0

(Notes and Remarks are listed on the next page.)



Parameter	Symbol	Conditions				MIN.	TYP.	MAX.	Unit
Supply	IDD2	HALT mode	HS (high-speed main)	fHOCO = 48 MHz Note 4,	VDD = 3.6 V		0.77	3.4	mA
current Note 1	Note 2		mode Note 7	fiH = 24 MHz Note 4	VDD = 3.0 V		0.77	3.4	
Note 1				fHOCO = 24 MHz Note 4,	VDD = 3.6 V		0.55	2.7	
				fiH = 24 MHz Note 4	VDD = 3.0 V		0.55	2.7	
			fHOCO = 16 MHz Note 4,	VDD = 3.6 V		0.48	1.9		
				fiн = 16 MHz ^{Note 4}	VDD = 3.0 V		0.47	1.9	
			HS (high-speed main)	fMX = 20 MHz Note 3,	Square wave input		0.35	2.10	mA
			mode Note 7	VDD = 3.6 V	Resonator connection		0.51	2.20	
					Square wave input		0.34	2.10	
					Resonator connection		0.51	2.20	
				fMX = 16 MHz Note 3,	Square wave input		0.30	1.25	
				VDD = 3.6 V	Resonator connection		0.45	1.41	
				fmx = 16 MHz Note 3, VDD = 3.0 V fmx = 10 MHz Note 3, VDD = 3.6 V	Square wave input		0.29	1.23	
					Resonator connection		0.45	1.41	
					Square wave input		0.23	1.10	
					Resonator connection		0.30	1.20	
				fMX = 10 MHz Note 3,	Square wave input		0.22	1.10	
			VDD = 3.0 V	Resonator connection		0.30	1.20		
			HS	fMX = 48 MHz,	VDD = 3.6 V		0.99	2.93	mA
		(High-speed main)	fCLK = 24 MHz Note 3	VDD = 3.0 V		0.99	2.92		
		mode (PLL operation)	fmx = 48 MHz,	VDD = 3.6 V		0.89	2.51		
				fCLK = 12 MHz Note 3	VDD = 3.0 V		0.89	2.50	
				fMX = 48 MHz, fCLK = 6 MHz ^{Note 3}	VDD = 3.6 V		0.84	2.30	
			Subsystem clock		VDD = 3.0 V		0.84	2.29	
				fsub = 32.768 kHz Note 5	Square wave input		0.32	0.61	μA
			operation	TA = -40°C	Resonator connection		0.51	0.80	
				fsub = 32.768 kHz Note 5	Square wave input		0.41	0.74	
				TA = +25°C	Resonator connection		0.62	0.91	
				fsub = 32.768 kHz Note 5	Square wave input		0.52	2.30	
				TA = +50°C	Resonator connection		0.75	2.49	
				fsub = 32.768 kHz Note 5	Square wave input		0.82	4.03	
				TA = +70°C	Resonator connection		1.08	4.22	
				fsub = 32.768 kHz Note 5	Square wave input		1.38	8.04	
				TA = +85°C	Resonator connection		1.62	8.23	
			fsub = 32.768 kHz Note 5	Square wave input		3.29	41.00		
				TA = +105°C	Resonator connection		3.63	41.00	
	IDD3	STOP mode	TA = -40°C				0.18	0.52	μA
	Note 6	Note 8	T _A = +25°C				0.25	0.52	
			T _A = +50°C				0.34	2.21	
			T _A = +70°C				0.64	3.94	1
			T _A = +85°C			1	1.18	7.95	
			T _A = +105°C				2.92	40.00	

(TA = -40 to +105°C, 2.4 V \leq VDD \leq 3.6 V, Vss = 0 V)

(Notes and Remarks are listed on the next page.)



(2/2)

- Note 1. Total current flowing into VDD, including the input leakage current flowing when the level of the input pin is fixed to VDD or Vss. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the LCD controller/driver, A/D converter, D/A converter, comparator, LVD circuit, USB 2.0 function module, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
- Note 2. During HALT instruction execution by flash memory.
- **Note 3.** When high-speed on-chip oscillator and subsystem clock are stopped.
- **Note 4.** When high-speed system clock and subsystem clock are stopped.
- **Note 5.** When high-speed on-chip oscillator and high-speed system clock are stopped. When RTCLPC = 1 and setting ultra-low current consumption (AMPHS1 = 1). The current flowing into the real-time clock 2 is included. However, not including the current flowing into the 12-bit interval timer and watchdog timer.
- Note 6. Not including the current flowing into the real-time clock 2, 12-bit interval timer, and watchdog timer.
- Note 7.
 Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

 HS (high-speed main) mode:
 2.7 V ≤ VDD ≤ 3.6 V@1 MHz to 24 MHz
 - $2.4 \text{ V} \leq \text{VDD} \leq 3.6 \text{ V}@1 \text{ MHz}$ to 16 MHz
- Note 8. Regarding the value for current to operate the subsystem clock in STOP mode, refer to that in HALT mode.
- Remark 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
- Remark 2. fHOCO: High-speed on-chip oscillator clock frequency (48 MHz max.)
- Remark 3. fill: Main system clock source frequency when the high-speed on-chip oscillator clock divided 1, 2, 4, or 8, or the PLL clock divided by 2, 4, or 8 is selected (24 MHz max.)
- Remark 4. fSUB: Subsystem clock frequency (XT1 clock oscillation frequency)
- Remark 5. Except subsystem clock operation, temperature condition of the TYP. value is TA = 25°C




(TA = -40 to +105°C, 2.4 V \leq AVDD = VDD \leq 3.6 V, Vss = 0 V)


(2/2)


,				-		-	()
Items	Symbol	Conditio	ns	MIN.	TYP.	MAX.	Unit
TO00 to TO07, TKBO00,	fто	HS (high-speed main) mode	$2.7 \text{ V} \leq \text{VDD} \leq 3.6 \text{ V}$			8	MHz
TKBO01, TKBO10, TKBO11, TKBO20, TKBO21 output frequency			$2.4 \text{ V} \le \text{V}_{\text{DD}} < 2.7 \text{ V}$			8	MHz
PCLBUZ0, PCLBUZ1 output	fPCL	HS (high-speed main) mode	$2.7 \text{ V} \leq \text{VDD} \leq 3.6 \text{ V}$			8	MHz
frequency			$2.4 \text{ V} \leq \text{V}_{DD} \leq 2.7 \text{ V}$			8	MHz
Interrupt input high-level width, low-level width	tinth, tintl	INTP0 to INTP7	$2.4 \text{ V} \leq \text{VDD} \leq 3.6 \text{ V}$	1			μs
Key interrupt input low-level width	tkr	$2.4 \text{ V} \leq \text{VDD} \leq 3.6 \text{ V}$		250			ns
TMKB2 forced output stop input	tihr	INTP0 to INTP7	fclk > 16 MHz	125			ns
high-level width			fclk ≤ 16 MHz	2			fclk
RESET low-level width	trsl		•	10			μs





CSI mode serial transfer timing (master mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)





Remark p: CSI number (p = 00, 10, 20, 30), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), g: PIM and POM number (g = 0 to 3)

3.6.4 Comparator

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Input voltage range	lvref			0		Vdd - 1.4	V
	lvcmp			-0.3		VDD + 0.3	V
Output delay	td	VDD = 3.0 V Input slew rate > 50 mV/µs	High-speed comparator mode, standard mode			1.2	μs
			High-speed comparator mode, window mode			2.0	μs
			Low-speed comparator mode, standard mode		3	5.0	μs
High-electric-potential judgment voltage	VTW+	High-speed comparator mo	de, window mode		0.76 Vdd		V
Low-electric-potential judgment voltage	VTW-	High-speed comparator mo	de, window mode		0.24 Vdd		V
Operation stabilization wait time	t CMP			100			μs
Internal reference voltage ^{Note}	Vbgr	2.4 V \leq VDD \leq 3.6 V, HS (high-speed main) mode		1.38	1.45	1.50	V

 $(TA = -40 \text{ to } +105^{\circ}C, 2.4 \text{ V} \le \text{VDD} \le 3.6 \text{ V}, \text{Vss} = 0 \text{ V})$


Note Not usable in sub-clock operation or STOP mode.

3.6.5 POR circuit characteristics

(TA = -40 to +105°C, Vss = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection voltage	VPOR	Power supply rise time	1.45	1.51	1.57	V
	VPDR	Power supply fall time Note	1.44	1.50	1.56	V
Minimum pulse width	TPW		300			μs

Note Minimum time required for a POR reset when VDD exceeds below VPDR. This is also the minimum time required for a POR reset from when VDD exceeds below 0.7 V to when VDD exceeds VPOR while STOP mode is entered or the main system clock is stopped through setting bit 0 (HIOSTOP) and bit 7 (MSTOP) in the clock operation status control register (CSC).






4. PACKAGE DRAWINGS

4.1 80-pin products

R5F110MEAFB, R5F110MFAFB, R5F110MGAFB, R5F110MHAFB, R5F110MJAFB R5F111MEAFB, R5F111MFAFB, R5F111MGAFB, R5F111MHAFB, R5F111MJAFB R5F110MEGFB, R5F110MFGFB, R5F110MGGFB, R5F110MHGFB, R5F110MJGFB R5F111MEGFB, R5F111MFGFB, R5F111MGGFB, R5F111MHGFB, R5F111MJGFB





REVISION HISTORY	RL78/L1C Datasheet
-------------------------	--------------------

SuperFlash is a registered trademark of Silicon Storage Technology, Inc. in several countries including the United States and Japan.

Caution: This product uses SuperFlash[®] technology licensed from Silicon Storage Technology, Inc.

All trademarks and registered trademarks are the property of their respective owners.

Notice 1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information 2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other disputes involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawing, chart, program, algorithm, application examples 3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others. 4. You shall not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copy or otherwise misappropriation of Renesas Electronics products. 5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below "Standard" Computers: office equipment: communications equipment: test and measurement equipment: audio and visual equipment: home electronic appliances: machine tools: personal electronic equipment; and industrial robots etc. "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc Renesas Electronics products are neither intended nor authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems, surgical implantations etc.), or may cause serious property damages (space and undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for which the product is not intended by Renesas Electronics. 6. When using the Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat radiation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions or failure or accident arising out of the use of Renesas Electronics products beyond such specified ranges. 7. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please ensure to implement safety measures to guard them against the possibility of bodily injury, injury or damage caused by fire, and social damage in the event of failure or malfunction of Renesas Electronics products, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures by your own responsibility as warranty for your products/system. Because the evaluation of microcomputer software alone is very difficult and not practical, please evaluate the safety of the final products or systems manufactured by you. 8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please investigate applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive carefully and sufficiently and use Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations 9. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall not use Renesas Electronics products or technologies for (1) any purpose relating to the development, design, manufacture, use, stockpiling, etc., of weapons of mass destruction, such as nuclear weapons, chemical weapons, or biological weapons, or missiles (including unmanned aerial vehicles (UAVs)) for delivering such weapons, (2) any purpose relating to the development, design, manufacture, or use of conventional weapons, or (3) any other purpose of disturbing international peace and security, and you shall not sell, export, lease, transfer, or release Renesas Electronics products or technologies to any third party whether directly or indirectly with knowledge or reason to know that the third party or any other party will engage in the activities described above. When exporting, selling, transferring, etc., Renesas Electronics products or technologies, you shall comply with any applicable export control laws and regulations promulgated and administered by the governments of the countries asserting jurisdiction over the parties or transactions 10. Please acknowledge and agree that you shall bear all the losses and damages which are incurred from the misuse or violation of the terms and conditions described in this document, including this notice, and hold Renesas Electronics harmless, if such misuse or violation results from your resale or making Renesas Electronics products available any third party. 11. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics. 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products. (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics. (Rev.3.0-1 November 2016) RENESAS **Renesas Electronics Corporation** SALES OFFICES http://www.renesas.com Refer to "http://www.renesas.com/" for the latest and detailed information Renesas Electronics America Inc. 2801 Scott Boulevard Santa Clara, CA 95050-2549, U.S.A. Tel: +1-408-588-6000, Fax: +1-408-588-6130 Renesas Electronics Canada Limited 9251 Yonge Street, Suite 8309 Richmond Hill, Ontario Canada L4C 9T3 Tel: +1-905-237-2004 Renesas Electronics Europe Limited Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K Tel: +44-1628-585-100, Fax: +44-1628-585-900 Renesas Electronics Europe GmbH Arcadiastrasse 10, 40472 Düsseldorf, Germany Tel: +49-211-6503-0, Fax: +49-211-6503-1327

 Renesas Electronics (China) Co., Ltd.

 Room 1709, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100191, P.R.China

 Tei: +86-10-8235-1155, Fax: +86-10-8235-7679

 Renesas Electronics (Shanghai) Co., Ltd.

 Unit 301, Tower A, Central Towers, 555 Langao Road, Putuo District, Shanghai, P. R. China 200333

 Tei: +86-17-2226-0888, Fax: +86-228-0999

 Renesas Electronics Hong Kong Limited

 Unit 1001-1611, 1617, Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong

 Tei: +86-2265-6888, Fax: +86-2286-9092

 Renesas Electronics Taiwan Co., Ltd.

 13F, No. 363, Fu Shing North Road, Taipei 10543, Taiwan

 Tei: +88-2-8175-9600, Fax: +886 2-8175-9670

 Renesas Electronics Singapore Pte. Ltd.

 80 Bendemeer Road, Unit #06-02 Hyflux Innovation Centre, Singapore 339949

 Tei: +261-2020, Fax: +865-210-3000

 Renesas Electronics Malaysia Sdn.Bhd.

 Unit 1207, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia

 Tei: +267-2080, Fax: +865-210-3000

 Renesas Electronics India Pvt. Ltd.

 No.777C, 100 Feet Road, HAL II Stage, Indiranagar, Bangalore, India

 Tei: +30-67208700, Fax: +80-7208777

 Renesas Electronics Korea Co., Ltd.

 12F., 234 Teheran-ro, Gangman-Gu, Seoul, 135-080, Korea