

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFl


Details	
Product Status	Active
Core Processor	RL78
Core Size	16-Bit
Speed	24MHz
Connectivity	CSI, I <sup>2</sup> C, LINbus, UART/USART, USB
Peripherals	LCD, LVD, POR, PWM, WDT
Number of I/O	51
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	8K x 8
RAM Size	12K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 3.6V
Data Converters	A/D 9x8/12b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	80-LQFP
Supplier Device Package	80-LQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f110mgafb-30

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

<R>

## 1.5.2 80/85-pin products (without USB)





## 2.2 Oscillator Characteristics

## 2.2.1 X1 and XT1 oscillator characteristics

#### $(TA = -40 \text{ to } +85^{\circ}C, 1.6 \text{ V} \le \text{VDD} \le 3.6 \text{ V}, \text{Vss} = 0 \text{ V})$

Parameter	Resonator	Conditions	MIN.	TYP.	MAX.	Unit
X1 clock oscillation frequency (fx)	Ceramic resonator/crystal resonator	2.7 V ≤ VDD ≤ 3.6 V	1.0		20.0	MHz
Note		2.4 V ≤ VDD < 2.7 V	1.0		16.0	
		1.8 V ≤ VDD < 2.4 V	1.0		8.0	
		1.6 V ≤ VDD < 1.8 V	1.0		4.0	
XT1 clock oscillation frequency (fxT) <sup>Note</sup>	Crystal resonator		32	32.768	35	kHz

Note Indicates only permissible oscillator frequency ranges. Refer to AC Characteristics for instruction execution time. Request evaluation by the manufacturer of the oscillator circuit mounted on a board to check the oscillator characteristics.

- Caution Since the CPU is started by the high-speed on-chip oscillator clock after a reset release, check the X1 clock oscillation stabilization time using the oscillation stabilization time counter status register (OSTC) by the user. Determine the oscillation stabilization time of the OSTC register and the oscillation stabilization time select register (OSTS) after sufficiently evaluating the oscillation stabilization time with the resonator to be used.
- Remark When using the X1 and XT1 oscillator, refer to 5.4 System Clock Oscillator in the RL78/L1C User's Manual.



(1/2)

## 2.4 AC Characteristics

## 2.4.1 Basic operation

## (TA = -40 to +85°C, 1.6 V $\leq$ AVDD = VDD $\leq$ 3.6 V, Vss = 0 V)

Items	Symbol		Conditions		MIN.	TYP.	MAX.	Unit
Instruction cycle	Тсү	Main system	HS (high-speed main)	$2.7 \text{ V} \leq \text{VDD} \leq 3.6 \text{ V}$	0.0417		1	μs
(minimum instruction		clock (fMAIN)	mode	$2.4 \text{ V} \leq \text{VDD} < 2.7 \text{ V}$	0.0625		1	μs
execution time)		operation	LS (low-speed main) mode	1.8 V ≤ VDD ≤ 3.6 V	0.125		1	μs
			LV (low-voltage main) mode	1.6 V ≤ VDD ≤ 3.6 V	0.25		1	μs
		Subsystem clo	ock (fSUB) operation	1.8 V ≤ VDD ≤ 3.6 V	28.5	30.5	31.3	μs
		In the self- programming mode	HS (high-speed main)	$2.7 \text{ V} \leq \text{VDD} \leq 3.6 \text{ V}$	0.0417		1	μs
			mode	$2.4 \text{ V} \leq \text{VDD} < 2.7 \text{ V}$	0.0625		1	μs
			LS (low-speed main) mode	1.8 V ≤ VDD ≤ 3.6 V	0.125		1	μs
			LV (low-voltage main) mode	1.8 V ≤ VDD ≤ 3.6 V	0.25		1	μs
External main system	fEX	$2.7 V \leq VDD \leq$	3.6 V		1.0		20.0	MHz
clock frequency		$2.4 \text{ V} \le \text{V}_{DD} < 2.7 \text{ V}$			1.0		16.0	MHz
		1.8 V ≤ VDD < 2.4 V			1.0		8.0	MHz
		1.6 V ≤ VDD < 1.8 V			1.0		4.0	MHz
	fext				32		35	kHz
External main system	texн,	2.7 V ≤ VDD ≤	3.6 V		24			ns
clock input high-level	tEXL	2.4 V ≤ VDD <	2.7 V		30			ns
width, low-level width		1.8 V ≤ VDD <	2.4 V		60			ns
		1.6 V ≤ VDD <	1.8 V		120			ns
	texhs, texls				13.7			μs
TI00 to TI07 input high-level width, low-level width	t⊤ıн, t⊤ı∟				1/fмск + 10			ns

**Remark** fMCK: Timer array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of timer mode register mn (TMRmn). m: Unit number (m = 0), n: Channel number (n = 0 to 7))



Parameter	Symbol	Conc	litions	HS (high- main) M	•	LS (low-spee Mode	,	LV (low-voltage main) Mode		Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle	tKCY2	2.7 V ≤ VDD < 3.6 V	fмск > 16 MHz	8/fмск		—		—		ns
time Note 5			fмск ≤ 16 MHz	6/fмск		6/fмск		6/fмск		ns
		2.4 V ≤ VDD < 3.6 V		6/fмск and 500		6/fмск and 500		6/fмск and 500		ns
		1.8 V ≤ VDD < 3.6 V		—		6/fмск and 750		6/fмск and 750		ns
		1.6 V ≤ VDD < 3.6 V		—		—		6/fмск and 1500		ns
SCKp high-/	tKH2, tKL2	$2.7 \text{ V} \leq \text{VDD} \leq 3.6 \text{ V}$		tkcy2/2 - 8		tkcy2/2 - 8		tkcy2/2 - 8		ns
low-level width		1.8 V ≤ VDD ≤ 3.6 V		—		tксү2/2 - 18		tkcy2/2 - 18		ns
		1.6 V ≤ VDD ≤ 3.6 V		—		—		tkcy1/2 - 66		ns
	tSIK2	$2.7 \text{ V} \leq \text{VDD} \leq 3.6 \text{ V}$		1/fмск + 20		1/fмск + 30		1/fмск + 30		ns
(to SCKp↑) Note 1		$2.4 \text{ V} \leq \text{V}_{\text{DD}} \leq 3.6 \text{ V}$		1/fмск + 30		1/fмск + 30		1/fмск + 30		ns
		1.8 V ≤ VDD < 3.6 V		—		1/fмск + 30		1/fмск + 30		ns
		1.6 V ≤ VDD < 3.6 V	$.6 \text{ V} \leq \text{V}_{\text{DD}} < 3.6 \text{ V}$			—		1/fмск + 40		ns
SIp hold time	tKSI2	$2.4 \text{ V} \leq \text{V}_{\text{DD}} < 3.6 \text{ V}$		1/fмск + 31		1/fмск + 31		1/fмск + 31		ns
(from SCKp↑) Note 2		1.8 V ≤ VDD < 3.6 V		—		1/fмск + 31		1/fмск + 31		ns
11010 2		1.6 V ≤ VDD < 3.6 V		—		—		1/fмск + 250		ns
Delay time from SCKp↓ to	tKSO2	C = 30 pF Note 4	2.7 V ≤ VDD ≤ 3.6 V		2/fмск + 44		2/fмск + 110		2/fмск + 110	ns
SOp output Note 3			$2.4 \text{ V} \leq \text{VDD} < 3.6 \text{ V}$		2/fмск + 75		2/fмск + 110		2/fмск + 110	ns
		1.8 V ≤ VDD < 3.6 V		—		2/fмск + 110		2/fмск + 110	ns	
			1.6 V ≤ VDD < 3.6 V		—		—		2/fмск + 220	ns

# (4) During communication at same potential (CSI mode) (slave mode, SCKp... external clock input) (TA = -40 to +85°C, 1.6 V $\leq$ VDD $\leq$ 3.6 V, Vss = 0 V)

Note 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Note 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Note 4. C is the load capacitance of the SOp output lines.

**Note 5.** The maximum transfer rate when using the SNOOZE mode is 1 Mbps.

Caution Select the normal input buffer for the SIp pin and the normal output mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

**Remark 1.** p: CSI number (p = 00, 10, 20, 30), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), g: PIM number (g = 0 to 3)

Remark 2. fMCK: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13))



Note 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

14/2

## (6) Communication at different potential (1.8 V, 2.5 V) (UART mode)

TA - 40 to 105°C	$4.9.1 \le 100 \le 2.6.1$ $100 = 0.1$	<b>`</b>
IA = -40 LO TOD C,	$1.8 V \le VDD \le 3.6 V, Vss = 0 V$	)

Parameter	Symbol		Conditions		HS (high-speed main) Mode		LS (low-speed main) Mode		LV (low-voltage main) Mode	
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Transfer rate Notes 1, 2		reception	$2.7 V \le VDD \le 3.6 V,$ $2.3 V \le Vb \le 2.7 V$		fMCK/6 Note 1		fMCK/6 Note 1		fMCK/6 Note 1	bps
			Theoretical value of the maximum transfer rate fMCK = fCLK Note 4		4.0		1.3		0.6	Mbps
			$1.8 V \le V_{DD} < 3.3 V,$ $1.6 V \le V_{b} \le 2.0 V$		fMCK/6 Notes 1, 2, 3		fмск/6 Notes 1, 2, 3		fмск/6 Notes 1, 2, 3	bps
			Theoretical value of the maximum transfer rate fMCK = fCLK Note 4		4.0		1.3		0.6	Mbps

Use it with  $VDD \ge Vb$ . Note 2.

Note 3. The following conditions are required for low voltage interface. 2.4 V ≤ VDD < 2.7 V: MAX. 2.6 Mbps  $1.8 V \le VDD < 2.4 V$ : MAX. 1.3 Mbps 1.6 V ≤ VDD < 1.8 V: MAX. 0.6 Mbps Note 4. The maximum operating frequencies of the CPU/peripheral hardware clock (fCLK) are: HS (high-speed main) mode: 24 MHz ( $2.7 \text{ V} \leq \text{VDD} \leq 3.6 \text{ V}$ ) 16 MHz (2.4 V  $\leq$  VDD  $\leq$  3.6 V) LS (low-speed main) mode:  $8 \text{ MHz} (1.8 \text{ V} \le \text{VDD} \le 3.6 \text{ V})$ LV (low-voltage main) mode:  $4 \text{ MHz} (1.6 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V})$ 

Select the TTL input buffer for the RxDq pin and the N-ch open drain output (VDD tolerance) mode for the TxDq Caution pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

Remark 1. Vb[V]: Communication line voltage

**Remark 2.** q: UART number (q = 0 to 3), g: PIM and POM number (g = 0 to 3)

Remark 3. fMCK: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13))



# (7) Communication at different potential (2.5 V) (CSI mode) (master mode, SCKp... internal clock output, corresponding CSI00 only)

Parameter	Symbol		Conditions	HS (high-spee Mode	d main)	LS (low-speed Mode	l main)	LV (low-voltage main) Mode		Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle time	tKCY1	tĸcy1 ≥ fcLĸ/2	$\begin{array}{l} 2.7 V \leq V_{DD} < 3.6 \; V, \\ 2.3 \; V \leq V_{b} \leq 2.7 \; V, \\ C_{b} = 20 \; pF, \; R_{b} = 2.7 \; k\Omega \end{array}$	300		1150		1150		ns
SCKp high-level width	tкн1	$2.3 V \leq V_b \leq 2$	2.7 V $\leq$ VDD < 3.6 V, 2.3 V $\leq$ Vb $\leq$ 2.7 V, Cb = 20 pF, Rb = 2.7 k $\Omega$			tксү1/2 - 120		tксү1/2 - 120		ns
SCKp low-level width	tKL1	$2.7 V \le VDD < 3.6 V,$ $2.3 V \le Vb \le 2.7 V,$ $Cb = 20 pF, Rb = 1.4 k\Omega$		tксү1/2 - 10		tксү1/2 - 50		tксү1/2 - 50		ns
SIp setup time (to SCKp↑) <sup>Note 1</sup>	tSIK1	2.7 V ≤ VDD < 3.6 V, 2.3 V ≤ Vb ≤ 2.7 V, Cb = 20 pF, Rb = 2.7 kΩ		121		479		479		ns
SIp hold time (from SCKp↑) <sup>Note 1</sup>	tKSI1	$2.3 V \leq V_b \leq 2$	2.7 V $\leq$ VDD < 3.6 V, 2.3 V $\leq$ Vb $\leq$ 2.7 V, Cb = 20 pF, Rb = 1.4 k $\Omega$			10		10		ns
Delay time from SCKp↓ to SOp output <sup>Note 1</sup>	tKSO1	$2.7 V \le V_{DD} \le 2.3 V \le V_{b} \le 2$ C <sub>b</sub> = 20 pF, R <sub>b</sub>	7 V,		130		130		130	ns
SIp setup time (to SCKp↓) <sup>Note 2</sup>	tSIK1	$2.3 \text{ V} \leq \text{Vb} \leq 2.$	2.7 V $\leq$ VDD < 3.6 V, 2.3 V $\leq$ Vb $\leq$ 2.7 V, Cb = 20 pF, Rb = 2.7 k $\Omega$			110		110		ns
SIp hold time (from SCKp↓) <sup>Note 2</sup>	tKSI1	2.7 V ≤ VDD < 2.3 V ≤ Vb ≤ 2. Cb = 20 pF, Rb	7 V,	10		10		10		ns
Delay time from SCKp↑ to SOp output <sup>Note 2</sup>	tKSO1	2.7 V ≤ VDD < 2.3 V ≤ Vb ≤ 2. Cb = 20 pF, Rb	7 V,		10		10		10	ns

#### $(TA = -40 \text{ to } +85^{\circ}C, 2.7 \text{ V} \le \text{VDD} \le 3.6 \text{ V}, \text{Vss} = 0 \text{ V})$

Note 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.

**Note 2.** When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

**Remark 1.** Rb[Ω]: Communication line (SCKp, SOp) pull-up resistance, Cb[F]: Communication line (SCKp, SOp) load capacitance, Vb[V]: Communication line voltage

Remark 2. p: CSI number (p = 00), m: Unit number (m = 0), n: Channel number (n = 0), g: PIM and POM number (g = 2)

Remark 3. fMCK: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00))



Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

#### (9) Communication at different potential (1.8 V, 2.5 V) (CSI mode) (slave mode, SCKp... external clock input)

Parameter	Symbol	Con	ditions	HS (higl main)	•	LS (low main)	•	LV (low-voltage main) Mode		Unit
						MIN.	MAX.	MIN.	MAX.	
SCKp cycle	tKCY2	$2.7 \text{ V} \leq \text{VDD} \leq 3.6 \text{ V},$	20 MHz < fмск ≤ 24 MHz	16/fмск		—		—		ns
time Note 1		$2.3 \text{ V} \leq \text{Vb} \leq 2.7 \text{ V}$	16 MHz < fмск ≤ 20 MHz	14/fмск		—		—		ns
			8 MHz < fмск ≤ 16 MHz	12/fмск		—		—		ns
			4 MHz < fмcк ≤ 8 MHz	8/fMCK		16/fмск		—		ns
			fмск ≤4 MHz	6/fMCK		10/fмск		10/fмск		ns
		$1.8 \text{ V} \le \text{VDD} < 3.3 \text{ V},$	20 MHz < fмск ≤ 24 MHz	36/fмск		—		—		ns
		$1.6 \text{ V} \le \text{Vb} \le 2.0 \text{ V}$ Note 2	16 MHz < fмск ≤ 20 MHz	32/fмск		—		—		ns
			8 MHz < fмск ≤ 16 MHz	26/fмск		—		—		ns
			4 MHz < fмcк ≤ 8 MHz	16/fмск		16/fмск		—		ns
			fмск ≤4 MHz	10/fмск		10/fмск		10/fмск		ns
SCKp high-/ low-level width	tкн2, tкL2	2.7 V ≤ VDD ≤ 3.6 V, 2.3 \	/ ≤ Vb ≤ 2.7 V	tксү2/2 - 18		tксү2/2 - 50		tксү2/2 - 50		ns
		$1.8 \text{ V} \le \text{VDD} < 3.3 \text{ V}, 1.6 \text{ V} \le \text{Vb} \le 2.0 \text{ V} \text{ Note 2}$				tксү2/2 - 50		tксү2/2 - 50		ns
SIp setup time (to SCKp↑)	tsik2	2.7 V ≤ VDD ≤ 3.6 V		1/fмск + 20		1/fмск + 30		1/fмск + 30		ns
Note 3		1.8 V ≤ VDD < 3.3 V		1/fмск + 30		1/fмск + 30		1/fмск + 30		ns
SIp hold time (from SCKp↑) <sub>Note 4</sub>	tKSI2			1/fмск + 31		1/fмск + 31		1/fмск + 31		ns
Delay time from SCKp↓ to SOp	tKSO2	$2.7 \text{ V} \le \text{VDD} \le 3.6 \text{ V}, 2.3 \text{ V}$ Cb = 30 pF, Rb = 2.7 kΩ	/ ≤ Vb ≤ 2.7 V		2/fмск + 214		2/fмск + 573		2/fмск + 573	ns
output <sup>Note 5</sup>		1.8 V ≤ VDD < 3.3 V, 1.6 V Cb = 30 pF, Rb = 5.5 kΩ	/ ≤ Vb ≤ 2.0 V Note 2		2/fмск + 573		2/fмск + 573		2/fмск + 573	ns

#### $(TA = -40 \text{ to } +85^{\circ}C, 1.8 \text{ V} \le \text{VDD} \le 3.6 \text{ V}, \text{Vss} = 0 \text{ V})$

Note 1. Transfer rate in the SNOOZE mode: MAX. 1 Mbps

Note 2. Use it with  $VDD \ge Vb$ .


- Note 5. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Caution Select the TTL input buffer for the SIp pin and SCKp pin and the N-ch open drain output (VDD tolerance) mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

(**Remarks** are listed on the next page.)





Note 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Note 4. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.



### CSI mode serial transfer timing (slave mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)





Remark
 p: CSI number (p = 00, 10, 20, 30), m: Unit number (m = 0, 1),

 n: Channel number (n = 0 to 3), g: PIM and POM number (g = 0 to 3)



## 2.8.3 Capacitor split method

#### (1) 1/3 bias method

#### (TA = -40 to +85°C, 2.2 V $\leq$ VDD $\leq$ 3.6 V, Vss = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
VL4 voltage	VL4	C1 to C4 = 0.47 µF Note 2		Vdd		V
VL2 voltage	VL2	C1 to C4 = 0.47 µF Note 2	2/3 VL4 - 0.1	2/3 VL4	2/3 VL4 + 0.1	V
VL1 voltage	VL1	C1 to C4 = 0.47 µF Note 2	1/3 Vl4 - 0.1	1/3 VL4	1/3 VL4 + 0.1	V
Capacitor split wait time Note 1	t∨wait		100			ms

Note 1. This is the wait time from when voltage bucking is started (VLCON = 1) until display is enabled (LCDON = 1).

Note 2. This is a capacitor that is connected between voltage pins used to drive the LCD.

C1: A capacitor connected between CAPH and CAPL

C2: A capacitor connected between VL1 and GND

C3: A capacitor connected between VL2 and GND

C4: A capacitor connected between VL4 and GND

 $C1 = C2 = C3 = C4 = 0.47 \ \mu F \pm 30\%$ 



- Note 1. Total current flowing into VDD, including the input leakage current flowing when the level of the input pin is fixed to VDD, or VSS. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the LCD controller/driver, A/D converter, D/A converter, comparator, LVD circuit, USB 2.0 function module, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
- Note 2. When high-speed on-chip oscillator and subsystem clock are stopped.
- **Note 3.** When high-speed system clock and subsystem clock are stopped.
- **Note 4.** When high-speed on-chip oscillator and high-speed system clock are stopped. When AMPHS1 = 1 (Ultra-low power consumption oscillation). However, not including the current flowing into the real-time clock 2, 12-bit interval timer, and watchdog timer.
- Note 5.
   Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

   HS (high-speed main) mode:
   2.7 V ≤ VDD ≤ 3.6 V@1 MHz to 24 MHz


   Quark
   2.4 V(1) V(0) ≤ 3.6 V@1 MHz to 24 MHz
  - $2.4 \text{ V} \leq \text{V}_{\text{DD}} \leq 3.6 \text{ V}_{@}1 \text{ MHz}$  to 16 MHz
- Remark 1. fMX: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
- Remark 2. fHOCO: High-speed on-chip oscillator clock frequency (48 MHz max.)
- Remark 3. fill: Main system clock source frequency when the high-speed on-chip oscillator clock divided 1, 2, 4, or 8, or the PLL clock divided by 2, 4, or 8 is selected (24 MHz max.)
- Remark 4. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
- Remark 5. Except subsystem clock operation, temperature condition of the TYP. value is TA = 25°C



### RL78/L1C

Minimum Instruction Execution Time during Main System Clock Operation

TCY vs VDD (HS (high-speed main) mode)



Supply voltage VDD [V]



#### (2) During communication at same potential (CSI mode) (master mode, SCKp... internal clock output) (TA = -40 to +105°C, 2.4 V ≤ VDD ≤ 3.6 V, VSS = 0 V)

Parameter	Symbol		Conditions	HS (high-spee	Unit		
Farameter	Symbol		onulions	MIN.	MAX.	Unit	
SCKp cycle time	tKCY1	tkcy1 ≥ fclk/4 2.7 V ≤ VDD ≤ 3.6 V		250		ns	
			$2.4 \text{ V} \leq \text{VDD} \leq 3.6 \text{ V}$	500		ns	
SCKp high-/low-level width	tĸн1, tĸ∟1	$2.7 \text{ V} \leq \text{VDD} \leq 3.6 \text{ V}$		tkcy1/2 - 36		ns	
		$2.4 \text{ V} \leq \text{VDD} \leq 3.6 \text{ V}$		tkcy1/2 - 76		ns	
SIp setup time (to SCKp↑) <sup>Note 1</sup>	tSIK1	$2.7 V \leq VDD \leq 3.$	6 V	66		ns	
		$2.4 \text{ V} \leq \text{VDD} \leq 3.$	6 V	133		ns	
SIp hold time (from SCKp↑) Note 2	tKSI1			38		ns	
Delay time from SCKp↓ to SOp output <sup>Note 3</sup>	tKSO1	C = 30 pF Note 4			50	ns	

Note 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Note 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Note 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Note 4. C is the load capacitance of the SCKp and SOp output lines.

Caution Select the normal input buffer for the SIp pin and the normal output mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

**Remark 1.** p: CSI number (p = 00, 10, 20, 30), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), g: PIM number (g = 0 to 3)

Remark 2. fMCK: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13))



# (3) During communication at same potential (CSI mode) (slave mode, SCKp... external clock input) (TA = -40 to +105°C, 2.4 V ≤ VDD ≤ 3.6 V, VSS = 0 V)

Parameter	Symbol	Cond	itions	HS (high-speed	main) Mode	Unit
Falanielei	Symbol	Cond	IIIOIIS	MIN.	MAX.	Unit
SCKp cycle time Note 5	tKCY2	2.7 V ≤ VDD < 3.6 V	fмск > 16 MHz	16/fмск		ns
			fмск ≤ 16 MHz	12/fмск		ns
		2.4 V ≤ VDD < 3.6 V		12/fмск and 1000		ns
SCKp high-/low-level width	tkh2, tkl2	$2.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}$		tkcy2/2 - 16		ns
		$2.4 \text{ V} \leq \text{VDD} \leq 3.6 \text{ V}$		tkcy2/2 - 36		ns
SIp setup time (to SCKp↑) <sup>Note 1</sup>	tsik2	$2.7 \text{ V} \leq \text{VDD} \leq 3.6 \text{ V}$		1/fмск + 40		ns
		$2.4 \text{ V} \leq \text{VDD} \leq 3.6 \text{ V}$		1/fмск + 60		ns
SIp hold time (from SCKp↑) Note 2	tKSI2			1/fмск + 62		ns
Delay time from SCKp↓ to SOp output <sup>Note 3</sup>	tKSO2	C = 30 pF Note 4	$2.7 \text{ V} \leq \text{VDD} \leq 3.6 \text{ V}$		2/fмск + 66	ns
			$2.4 \text{ V} \leq \text{VDD} < 3.6 \text{ V}$		2/fмск + 113	ns

Note 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Note 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Note 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Note 4. C is the load capacitance of the SOp output lines.


Note 5. The maximum transfer rate when using the SNOOZE mode is 1 Mbps.

Caution Select the normal input buffer for the SIp pin and the normal output mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

- **Remark 1.** p: CSI number (p = 00, 10, 20, 30), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), g: PIM number (g = 0 to 3)
- Remark 2. fMCK: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13))



#### CSI mode connection diagram (during communication at same potential)




Remark 1. p: CSI number (p = 00, 10, 20, 30)


Remark 2. m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13)



#### Simplified I<sup>2</sup>C mode connection diagram (during communication at different potential)



#### Simplified I<sup>2</sup>C mode serial transfer timing (during communication at different potential)



**Remark 1.** Rb[Ω]: Communication line (SDAr, SCLr) pull-up resistance, Cb[F]: Communication line (SDAr, SCLr) load capacitance, Vb[V]: Communication line voltage

**Remark 2.** r: IIC number (r = 00, 10, 20, 30), g: PIM, POM number (g = 0 to 3)

Remark 3. fMCK: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), mn = 00, 02, 10, 12)



## 3.5.3 USB

### (1) Electrical specifications

#### $(TA = -40 \text{ to } +105^{\circ}C, 2.4 \text{ V} \le \text{VDD} \le 3.6 \text{ V}, \text{Vss} = 0 \text{ V})$

Parameter		Symbol	Conditions	MIN.	TYP.	MAX.	Unit
UREGC	UREGC output voltage characteristic	Uregc	UVBUS = 4.0 to 5.5 V, PXXCON = VDDUSBE = 1	3.0	3.3	3.6	V
UVBUS	UVBUS input voltage characteristic	UVBUS	Function	4.35 (4.02 <sup>Note</sup> )	5.00	5.25	V

Note Value of instantaneous voltage

#### $(TA = -40 \text{ to } +105^{\circ}C, 4.35 \text{ V} \le UVBUS \le 5.25 \text{ V}, 2.4 \text{ V} \le VDD \le 3.6 \text{ V}, \text{VSS} = 0 \text{ V})$

Parameter			Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Input characteristic (FS/LS receiver)	Input voltage		Vih		2.0			V
			VIL				0.8	V
	Difference input sensitivity		Vdi	UDP voltage - UDM voltage	0.2			V
	Difference common mode range		Vсм		0.8		2.5	V
Output	Output voltage		Vон	Іон = -200 μА	2.8		3.6	V
characteristic			Vol	IOL = 2 mA	0		0.3	V
(FS driver)	Transition	Rising	tFR	Rising: From 10% to 90% of amplitude, Falling: From 90% to 10% of amplitude,	4		20	ns
	time	Falling	tFF		4		20	ns
	Matching (	TFR/TFF)	VFRFM	- CL = 50 pF			111.1	%
	Crossover voltage		VFCRS		1.3		2.0	V
	Output Impedance		Zdrv		28		44	Ω
Output	Output voltage		Vон		2.8		3.6	V
characteristic			Vol		0		0.3	V
(LS driver)	Transition time	Rising	tLR	Rising: From 10% to 90% of amplitude, Falling: From 90% to 10% of amplitude,	75		300	ns
		Falling	tLF		75		300	ns
	Matching (TFR/TFF) Note		VLTFM	CL = 250 pF to 750 pF The UDP and UDM pins are individually pulled	80		125	%
	Crossover voltage Note		VLCRS	down via 15 k $\Omega$	1.3		2.0	V
Pull-up,	Pull-down resistor		RPD		14.25		24.80	kΩ
Pull-down	Pull-up resistor	Idle	Rpui		0.9		1.575	kΩ
		Reception	Rpua		1.425		3.09	kΩ
UVBUS	UVB∪s pull-down resistor		Rvbus	UVBUS voltage = 5.5 V		1000		kΩ
	UVBUS input voltage		Viн		3.20			V
			VIL				0.8	V

**Note** Excludes the first signal transition from the idle state.



# (4) When reference voltage (+) = AVDD (ADREFP1 = 0, ADREFP0 = 0), reference voltage (-) = AVss (ADREFM = 0), conversion target: ANI16 to ANI21, internal reference voltage, temperature sensor output voltage

 $(TA = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{VDD} \le 3.6 \text{ V}, 2.4 \text{ V} \le \text{AVDD} = \text{VDD} \le 3.6 \text{ V}, \text{Vss} = 0 \text{ V}, \text{AVss} = 0 \text{ V}, \text{Reference voltage (+)} = \text{AVDD}, \text{Reference voltage (-)} = \text{AVss} = 0)$ 

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Resolution	Res		$2.4 \text{ V} \le \text{AV}_{\text{DD}} \le 3.6 \text{ V}$	8		12	bit
Overall error Note 1	AINL	12-bit resolution	$2.4 \text{ V} \leq \text{AVDD} \leq 3.6 \text{ V}$			±8.5	LSB
Conversion time	tCONV	ADTYP = 0, 12-bit resolution	2.4 V ≤ AVDD ≤ 3.6 V	4.125			μs
Zero-scale error Note 1	Ezs	12-bit resolution	$2.4 \text{ V} \le \text{AV}\text{DD} \le 3.6 \text{ V}$			±8.0	LSB
Full-scale error Note 1	Efs	12-bit resolution	$2.4 \text{ V} \leq \text{AVDD} \leq 3.6 \text{ V}$			±8.0	LSB
Integral linearity error Note 1	ILE	12-bit resolution	$2.4 \text{ V} \le \text{AV}\text{DD} \le 3.6 \text{ V}$			±3.5	LSB
Differential linearity error Note 1	DLE	12-bit resolution	2.4 V ≤ AVDD ≤ 3.6 V			±2.5	LSB
Analog input voltage	VAIN		l	0		AVdd	V
Internal reference voltage (2.4 V ≤ VDD ≤ 3.6 V, HS (high-speed main) mode			VBGR Note 2				
		Temperature sensor output voltage (2.4 V ≤ VDD ≤ 3.6 V, HS (high-speed main) mode)			VTMP25 Note 2		

**Note 1.** Excludes quantization error (±1/2 LSB).

Note 2. Refer to 3.6.2 Temperature sensor, internal reference voltage output characteristics.

Caution Always use AVDD pin with the same potential as the VDD pin.



## 3.10 Flash Memory Programming Characteristics

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
CPU/peripheral hardware clock frequency	<b>f</b> CLK	$2.4 \text{ V} \leq \text{V}_{\text{DD}} \leq 3.6 \text{ V}$	1		24	MHz
Number of code flash rewrites Notes 1, 2, 3	Cerwr	Retained for 20 years TA = 85°C <sup>Note 4</sup>	1,000			Times
Number of data flash rewrites Notes 1, 2, 3		Retained for 1 year TA = 25°C		1,000,000		
		Retained for 5 years TA = 85°C <sup>Note 4</sup>	100,000			
		Retained for 20 years TA = 85°C <sup>Note 4</sup>	10,000			

### $(TA = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{VDD} \le 3.6 \text{ V}, \text{Vss} = 0 \text{ V})$

Note 1. 1 erase + 1 write after the erase is regarded as 1 rewrite. The retaining years are until next rewrite after the rewrite.

Note 2. When using flash memory programmer and Renesas Electronics self programming library

**Note 3.** These are the characteristics of the flash memory and the results obtained from reliability testing by Renesas Electronics Corporation.

**Note 4.** This temperature is the average value at which data are retained.

## 3.11 Dedicated Flash Memory Programmer Communication (UART)


#### $(TA = -40 \text{ to } +105^{\circ}C, 2.4 \text{ V} \le \text{VDD} \le 3.6 \text{ V}, \text{Vss} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate		During serial programming	115,200		1,000,000	bps



## 4.3 100-pin products

R5F110PEAFB, R5F110PFAFB, R5F110PGAFB, R5F110PHAFB, R5F110PJAFB R5F111PEAFB, R5F111PFAFB, R5F111PGAFB, R5F111PHAFB, R5F111PJAFB R5F110PEGFB, R5F110PFGFB, R5F110PGGFB, R5F110PHGFB, R5F110PJGFB R5F111PEGFB, R5F111PFGFB, R5F111PGGFB, R5F111PHGFB, R5F111PJGFB





#### Notice 1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information 2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other disputes involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawing, chart, program, algorithm, application examples 3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others. 4. You shall not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copy or otherwise misappropriation of Renesas Electronics products. 5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below "Standard" Computers: office equipment: communications equipment: test and measurement equipment: audio and visual equipment: home electronic appliances: machine tools: personal electronic equipment; and industrial robots etc. "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc Renesas Electronics products are neither intended nor authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems, surgical implantations etc.), or may cause serious property damages (space and undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for which the product is not intended by Renesas Electronics. 6. When using the Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat radiation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions or failure or accident arising out of the use of Renesas Electronics products beyond such specified ranges. 7. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please ensure to implement safety measures to guard them against the possibility of bodily injury, injury or damage caused by fire, and social damage in the event of failure or malfunction of Renesas Electronics products, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures by your own responsibility as warranty for your products/system. Because the evaluation of microcomputer software alone is very difficult and not practical, please evaluate the safety of the final products or systems manufactured by you. 8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please investigate applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive carefully and sufficiently and use Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations 9. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall not use Renesas Electronics products or technologies for (1) any purpose relating to the development, design, manufacture, use, stockpiling, etc., of weapons of mass destruction, such as nuclear weapons, chemical weapons, or biological weapons, or missiles (including unmanned aerial vehicles (UAVs)) for delivering such weapons, (2) any purpose relating to the development, design, manufacture, or use of conventional weapons, or (3) any other purpose of disturbing international peace and security, and you shall not sell, export, lease, transfer, or release Renesas Electronics products or technologies to any third party whether directly or indirectly with knowledge or reason to know that the third party or any other party will engage in the activities described above. When exporting, selling, transferring, etc., Renesas Electronics products or technologies, you shall comply with any applicable export control laws and regulations promulgated and administered by the governments of the countries asserting jurisdiction over the parties or transactions 10. Please acknowledge and agree that you shall bear all the losses and damages which are incurred from the misuse or violation of the terms and conditions described in this document, including this notice, and hold Renesas Electronics harmless, if such misuse or violation results from your resale or making Renesas Electronics products available any third party. 11. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics. 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products. (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics. (Rev.3.0-1 November 2016) RENESAS **Renesas Electronics Corporation** SALES OFFICES http://www.renesas.com Refer to "http://www.renesas.com/" for the latest and detailed information Renesas Electronics America Inc. 2801 Scott Boulevard Santa Clara, CA 95050-2549, U.S.A. Tel: +1-408-588-6000, Fax: +1-408-588-6130 Renesas Electronics Canada Limited 9251 Yonge Street, Suite 8309 Richmond Hill, Ontario Canada L4C 9T3 Tel: +1-905-237-2004 Renesas Electronics Europe Limited Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K Tel: +44-1628-585-100, Fax: +44-1628-585-900 Renesas Electronics Europe GmbH Arcadiastrasse 10, 40472 Düsseldorf, Germany Tel: +49-211-6503-0, Fax: +49-211-6503-1327

 Renesas Electronics (China) Co., Ltd.

 Room 1709, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100191, P.R.China

 Tei: +86-10-8235-1155, Fax: +86-10-8235-7679

 Renesas Electronics (Shanghai) Co., Ltd.

 Unit 301, Tower A, Central Towers, 555 Langao Road, Putuo District, Shanghai, P. R. China 200333

 Tei: +86-17-2226-0888, Fax: +86-228-0999

 Renesas Electronics Hong Kong Limited

 Unit 1001-1611, 1617, Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong

 Tei: +86-2265-6888, Fax: +86-2286-9092

 Renesas Electronics Taiwan Co., Ltd.

 13F, No. 363, Fu Shing North Road, Taipei 10543, Taiwan

 Tei: +88-2-8175-9600, Fax: +886 2-8175-9670

 Renesas Electronics Singapore Pte. Ltd.

 80 Bendemeer Road, Unit #06-02 Hyflux Innovation Centre, Singapore 339949

 Tei: +261-2020, Fax: +865-210-3000

 Renesas Electronics Malaysia Sdn.Bhd.

 Unit 1207, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia

 Tei: +267-2080, Fax: +865-210-3000

 Renesas Electronics India Pvt. Ltd.

 No.777C, 100 Feet Road, HAL II Stage, Indiranagar, Bangalore, India

 Tei: +30-67208700, Fax: +80-7208777

 Renesas Electronics Korea Co., Ltd.

 12F., 234 Teheran-ro, Gangman-Gu, Seoul, 135-080, Korea