

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	RL78
Core Size	16-Bit
Speed	24MHz
Connectivity	CSI, I ² C, LINbus, UART/USART, USB
Peripherals	LCD, LVD, POR, PWM, WDT
Number of I/O	51
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	8K x 8
RAM Size	12K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 3.6V
Data Converters	A/D 9x8/12b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	80-LQFP
Supplier Device Package	80-LQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f110mggfb-30

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

O ROM, RAM capacities

Products with USB

Flash ROM	Data Flash	RAM	RL78/L1C				
Flasii ROW	Data Flasii	RAW	80 pins	85 pins	100 pins		
256 KB	8 KB	16 KB Note	R5F110MJ	R5F110NJ	R5F110PJ		
192 KB	8 KB	16 KB Note	R5F110MH	R5F110NH	R5F110PH		
128 KB	8 KB	12 KB	R5F110MG	R5F110NG	R5F110PG		
96 KB	8 KB	10 KB	R5F110MF	R5F110NF	R5F110PF		
64 KB	8 KB	8 KB	R5F110ME	R5F110NE	R5F110PE		

Products without USB

Note


Flash ROM	Data Flash	RAM			
Flasii NOW	Data Flasii	IVAIVI	80 pins	85 pins	100 pins
256 KB	8 KB	16 KB Note	R5F111MJ	R5F111NJ	R5F111PJ
192 KB	8 KB	16 KB Note	R5F111MH	R5F111NH	R5F111PH
128 KB	8 KB	12 KB	R5F111MG	R5F111NG	R5F111PG
96 KB	8 KB	10 KB	R5F111MF	R5F111NF	R5F111PF
64 KB	8 KB	8 KB	R5F111ME	R5F111NE	R5F111PE

This is about 15 KB when the self-programming function and data flash function are used (For details, see **CHAPTER 3** in the RL78/L1C User's Manual).

1.3 Pin Configuration (Top View)


1.3.1 80-pin products (with USB)

• 80-pin plastic LFQFP (12 × 12 mm, 0.5 mm pitch)




- Caution 1. Connect the REGC pin to Vss pin via a capacitor (0.47 to 1 μ F).
- Caution 2. Connect the UREGC pin to Vss pin via a capacitor (0.33 µF).
- Remark 1. For pin identification, see 1.4 Pin Identification.
- Remark 2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR).

1.3.3 85-pin products (with USB)




Pin	Name	Pin	Name	Pin	Name	Pin	Name	Pin	Name
A1	COM7/SEG3	C1	COM2	E1	P04/INTP2/SEG52	G1	P00/SCK10/SCL10/ SEG48	J1	Vsso
A2	P51/SEG5	C2	COM5/SEG1	E2	P05/TI02/TO02/SEG53	G2	Vsso	J2	P11/RxD2/SI20/SDA20/ SEG41/VCOUT0
А3	P70/KR7/SEG12	C3	COM6/SEG2	E3	P06/INTP5/SEG54	G3	P12/TxD2/SO20/SEG42/ VCOUT1	J3	P26/SO00/TxD0/ TOOLTxD/SEG38
A4	P73/KR4/TKBO21/SEG15	C4	P71/KR6/SEG13	E4	_	G4	_	J4	P23/TI07/TO07/SEG35
A5	P74/KR3/TKBO10/SEG16	C5	P76/KR1/TKBO00/SEG18	E5	_	G5	_	J5	P20/ANI20/SEG32
A6	P31/INTP3/RTC1HZ/ SEG21	C6	P77/KR0/TKBO01/SEG19	E6	_	G6	_	J6	P141/ANI17/SEG29
A7	P33/INTP4/SCK30/SCL30/ SEG23	C7	P34/SI30/RxD3/SDA30/ SEG24	E7	_	G7	_	J7	UREGC
A8	P35/SO30/TxD3/SEG25	C8	VL1	E8	P40/TOOL0/(TI00)/(TO00)	G8	P44/(SCK10)/(SCL10)/ IVREF0	J8	UVBUS
A9	VL4	C9	P61/SDAA0/(TI02)/(TO02)	E9	P137/INTP0	G9	P45/ANO0	J9	AVDD
A10	P126/CAPL/(TI04)/(TO04)	C10	VDD0	E10	P122/X2/EXCLK	G10	P123/XT1	J10	P150/ANI0/AVREFP
B1	COM4/SEG0	D1	СОМ0	F1	P03/TI00/TO00/INTP1/ SEG51	H1	Vsso	K1	Vsso
B2	P50/SEG4/INTP6	D2	СОМ1	F2	P02/SO10/TxD1/ (PCLBUZ0)/SEG50	H2	Vsso	K2	P27/TI05/TO05/(INTP5)/ PCLBUZ1/SEG39
В3	P52/SEG6	D3	P07/TI06/TO06/SEG55	F3	P01/SI10/RxD1/SDA10/ SEG49	НЗ	P10/INTP7/PCLBUZ0/ SCK20/SCL20/SEG40	K3	P25/SI00/RxD0/ TOOLRxD/SDA00/SEG37
B4	P72/KR5/TKBO20/SEG14	D4	СОМЗ	F4	_	H4	P24/SCK00/SCL00/ SEG36	K4	P22/TI04/TO04/SEG34
B5	P75/KR2/TKBO11/SEG17	D5	_	F5	_	H5	P21/ANI21/SEG33	K5	P143/ANI19/SEG31
В6	P30/TI03/TO03/ REMOOUT/SEG20	D6	_	F6	_	H6	P140/ANI16/SEG28	K6	P142/ANI18/SEG30
В7	P32/TI01/TO01/SEG22	D7	_	F7	_	H7	P152/ANI2	K7	UDM
B8	P125/VL3/(TI06)/(TO06)	D8	P60/SCLA0/(TI01)/(TO01)	F8	P43/(INTP7)/(SI10)/ (RxD1)/(SDA10)/IVCMP0	Н8	P46/ANO1	K8	UDP
В9	VL2	D9	REGC	F9	RESET	H9	P130	K9	AVss
B10	P127/CAPH/(TI03)/ (TO03)/(REMOOUT)	D10	P121/X1	F10	Vsso	H10	P124/XT2/EXCLKS	K10	P151/ANI1/AVREFM

1.5.4 100-pin products (without USB)



(2/2)

			(2/2)				
	Item	80/85-pin	100-pin				
	item	R5F111Mx/R5F111Nx (x = E to H, J)	R5F111Px (x = E to H, J)				
Clock output/buzzer	output	2	2				
		 2.44 kHz, 4.88 kHz, 9.76 kHz, 1.25 MHz, 2.5 M (Main system clock: fMAIN = 20 MHz operation) 256 Hz, 512 Hz, 1.024 kHz, 2.048 kHz, 4.096 k (Subsystem clock: fSUB = 32.768 kHz operation) 	:Hz, 8.192 kHz, 16.384 kHz, 32.768 kHz				
8/12-bit resolution A	/D converter	11 channels	13 channels				
D/A converter		2 channels	2 channels				
Comparator		1 channel	2 channels				
Serial interface		CSI: 1 channel/UART (UART supporting LIN-but CSI: 1 channel/UART: 1 channel/simplified I ² C: CSI: 1 channel/UART: 1 channel/simplified I ² C: CSI: 1 channel/UART: 1 channel/simplified I ² C:	1 channel 1 channel				
	I ² C bus	1 channel	1 channel				
LCD controller/drive	r	Internal voltage boosting method, capacitor split rare switchable.	Internal voltage boosting method, capacitor split method, and external resistance division method are switchable.				
Segment	t signal output	44 (40) Note 1	56 (52) Note 1				
Common	signal output	4 (8)	Note 1				
Data transfer contro	ller (DTC)	30 sources	31 sources				
Event link controller	(ELC)	Event input: 30, Event trigger output: 22	Event input: 31, Event trigger output: 22				
Vectored interrupt	Internal	32	33				
sources	External	9	9				
Key interrupt		8	8				
Reset		Reset by RESET pin Internal reset by watchdog timer Internal reset by power-on-reset Internal reset by voltage detector Internal reset by illegal instruction execution No Internal reset by RAM parity error Internal reset by illegal-memory access	te 2				
Power-on-reset circ	uit	 Power-on-reset: 1.51 ± 0.03 V Power-down-reset: 1.50 ± 0.03 V 					
Voltage detector		Rising edge: 1.67 V to 3.13 V (12 stages) Falling edge: 1.63 V to 3.06 V (12 stages)					
On-chip debug func	tion	Provided					
Power supply voltag	je	VDD = 1.6 to 3.6 V (TA = -40 to +85°C) VDD = 2.4 to 3.6 V (TA = -40 to +105°C)	· · · · · · · · · · · · · · · · · · ·				
Operating ambient t	emperature	TA = -40 to +85°C (A: Consumer applications), TA	A = -40 to +105°C (G: Industrial applications)				
•		1					



Note 2. The illegal instruction is generated when instruction code FFH is executed.

Reset by the illegal instruction execution not is issued by emulation with the in-circuit emulator or on-chip debug emulator.



Absolute Maximum Ratings (TA = 25°C)

(3/3)

Aboolato maximam na	9- (,			(0/0)
Parameter	Symbols		Conditions	Ratings	Unit
Output current, high	Іон1	Per pin	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P46, P50 to P57, P70 to P77, P80 to P83, P125 to P127, P130, P140 to P143	-40	mA
		Total of all	P40 to P46	-70	mA
		pins -170 mA	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P50 to P57, P70 to P77, P80 to P83, P125 to P127, P130, P140 to P143	-100	mA
	Іон2	Per pin	P150 to P156	-0.1	mA
		Total of all pins		-0.7	mA
	І ОН3	Per pin	UDP, UDM	-3	mA
	IOL1	Per pin	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P46, P50 to P57, P60, P61, P70 to P77, P80 to P83, P125 to P127, P130, P140 to P143	40	mA
		Total of all	P40 to P46	70	mA
		pins 170 mA	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P50 to P57, P70 to P77, P80 to P83, P125 to P127, P130, P140 to P143	100	mA
	IOL2	Per pin	P150 to P156	0.4	mA
		Total of all pins		2.8	mA
	IOL3	Per pin	UDP, UDM	3	mA
Operating ambient temperature	ТА		poperation mode mory programming mode	-40 to +85	°C
Storage temperature	Tstg			-65 to +150	°C

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter.


That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

- Note 1. Current flowing to VDD.
- Note 2. When high speed on-chip oscillator and high-speed system clock are stopped.
- Note 3. Current flowing only to the real-time clock 2 (excluding the operating current of the low-speed on-chip oscillator and the XT1 oscillator). The supply current of the RL78 microcontrollers is the sum of the values of either IDD1 or IDD2, and IRTC, when the real-time clock 2 operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected, IFIL should be added. IDD2 subsystem clock operation includes the operational current of the real-time clock 2.
- Note 4. Current flowing only to the 12-bit interval timer (excluding the operating current of the low-speed on-chip oscillator and the XT1 oscillator). The supply current of the RL78 microcontrollers is the sum of the values of either IDD1 or IDD2, and ITMKA, when the 12-bit interval timer operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected, IFIL should be added. IDD2 subsystem clock operation includes the operational current of the 12-bit interval timer.
- Note 5. Current flowing only to the watchdog timer (including the operating current of the low-speed on-chip oscillator). The current value of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3 and IWDT when the watchdog timer operates in STOP mode
- **Note 6.** Current flowing only to the A/D converter. The supply current of the RL78 microcontrollers is the sum of IDD1 or IDD2 and IADC, IAVREF, IADREF when the A/D converter operates in an operation mode or the HALT mode.
- Note 7. Current flowing to the AVDD.
- Note 8. Current flowing from the reference voltage source of A/D converter.
- **Note 9.** Operation current flowing to the internal reference voltage.
- Note 10. Current flowing to the AVREFP.
- **Note 11.** Current flowing only to the D/A converter. The current value of the RL78 microcontrollers is the sum of IDD1 or IDD2 and IDA when the D/A converter operates in an operation mode or the HALT mode.
- Note 12. Current flowing only to the comparator circuit. The current value of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3 and ICMP when the comparator circuit operates in the Operating, HALT or STOP mode.
- Note 13. Current flowing only to the LVD circuit. The current value of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3 and ILVI when the LVD circuit operates in the Operating, HALT or STOP mode.
- Note 14. Current flowing only during self-programming.
- Note 15. Current flowing only during data flash rewrite.
- Note 16. For shift time to the SNOOZE mode, see 23.3.3 SNOOZE mode in the RL78/L1C User's Manual.
- Note 17. Current flowing only to the LCD controller/driver (VDD pin). The current value of the RL78 microcontrollers is the sum of the LCD operating current (ILCD1, ILCD2 or ILCD3) to the supply current (IDD1, or IDD2) when the LCD controller/driver operates in an operation mode or HALT mode. Not including the current that flows through the LCD panel.
- Note 18. Not including the current that flows through the external divider resistor divider resistor.
- Note 19. Current flowing to the UVBUS.
- **Note 20.** Including the operating current when fPLL = 48 MHz.
- Note 21. Including the current supplied from the pull-up resistor of the UDP pin to the pull-down resistor of the host device, in addition to the current consumed by this MCU during the suspended state.
- Remark 1. fil: Low-speed on-chip oscillator clock frequency
- Remark 2. fSUB: Subsystem clock frequency (XT1 clock oscillation frequency)
- Remark 3. fclk: CPU/peripheral hardware clock frequency
- Remark 4. Temperature condition of the TYP. value is TA = 25°C



CSI mode connection diagram (during communication at same potential)



Remark 1. p: CSI number (p = 00, 10, 20, 30)

Remark 2. m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13)



(6) Communication at different potential (1.8 V, 2.5 V) (UART mode)

$(TA = -40 \text{ to } +85^{\circ}C, 1.8 \text{ V} \le \text{VDD} \le 3.6 \text{ V}, \text{Vss} = 0 \text{ V})$

(1/2)

Parameter	ameter Symbol		Conditions	HS (high-speed main) Mode		LS (low-speed main) Mode		LV (low-voltage main) Mode		Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Transfer rate Notes 1, 2		reception	2.7 V ≤ VDD ≤ 3.6 V, 2.3 V ≤ Vb ≤ 2.7 V		fMCK/6 Note 1		fMCK/6 Note 1		fMCK/6 Note 1	bps
			Theoretical value of the maximum transfer rate fMCK = fCLK Note 4		4.0		1.3		0.6	Mbps
			1.8 V ≤ VDD < 3.3 V, 1.6 V ≤ Vb ≤ 2.0 V		fMCK/6 Notes 1, 2, 3		fMCK/6 Notes 1, 2, 3		fMCK/6 Notes 1, 2, 3	bps
			Theoretical value of the maximum transfer rate fMCK = fCLK Note 4		4.0		1.3		0.6	Mbps

- **Note 1.** Transfer rate in the SNOOZE mode is 4,800 bps only.
- **Note 2.** Use it with $VDD \ge Vb$.
- Note 3. The following conditions are required for low voltage interface.

 $2.4 \text{ V} \le \text{VDD} < 2.7 \text{ V}:$ MAX. 2.6 Mbps $1.8 \text{ V} \le \text{VDD} < 2.4 \text{ V}:$ MAX. 1.3 Mbps $1.6 \text{ V} \le \text{VDD} < 1.8 \text{ V}:$ MAX. 0.6 Mbps

Note 4. The maximum operating frequencies of the CPU/peripheral hardware clock (fclk) are:

HS (high-speed main) mode: $24 \text{ MHz} (2.7 \text{ V} \leq \text{VDD} \leq 3.6 \text{ V})$

16 MHz $(2.4 \text{ V} \leq \text{VDD} \leq 3.6 \text{ V})$

LS (low-speed main) mode: 8 MHz (1.8 V \leq VDD \leq 3.6 V) LV (low-voltage main) mode: 4 MHz (1.6 V \leq VDD \leq 3.6 V)


Caution Select the TTL input buffer for the RxDq pin and the N-ch open drain output (VDD tolerance) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

- Remark 1. Vb[V]: Communication line voltage
- **Remark 2.** q: UART number (q = 0 to 3), g: PIM and POM number (g = 0 to 3)
- Remark 3. fMCK: Serial array unit operation clock frequency


(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,

n: Channel number (mn = 00 to 03, 10 to 13))

CSI mode serial transfer timing (slave mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)




CSI mode serial transfer timing (slave mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)



Remark p: CSI number (p = 00, 10, 20, 30), m: Unit number (m = 0, 1),

n: Channel number (n = 0 to 3), g: PIM and POM number (g = 0 to 3)

Timing of UDP and UDM



(2) BC standard

(TA = -40 to +85°C, 4.35 V \leq UVBUS \leq 5.25 V, 2.4 V \leq VDD \leq 3.6 V, VSS = 0 V, HS (High-speed main) mode only)

	Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
USB	UDP sink current	IDP_SINK		25	100	175	μΑ
standard	UDM sink current	IDM_SINK		25	100	175	μΑ
BC1.2	DCD source current	IDP_SRC		7	10	13	μΑ
	Data detection voltage	VDAT_REF		0.25	0.325	0.4	V
	UDP source voltage	VDP_SRC	Output current 250 μA	0.5	0.6	0.7	V
	UDM source voltage	VDM_SRC	Output current 250 μA	0.5	0.6	0.7	V

2.6.6 LVD circuit characteristics

(TA = -40 to +85°C, VPDR \leq VDD \leq 3.6 V \leq Vss = 0 V)

	Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection	Supply voltage level	VLVD2	Power supply rise time	3.07	3.13	3.19	V
voltage			Power supply fall time	3.00	3.06	3.12	V
		VLVD3	Power supply rise time	2.96	3.02	3.08	V
			Power supply fall time	2.90	2.96	3.02	V
		VLVD4	Power supply rise time	2.86	2.92	2.97	V
			Power supply fall time	2.80	2.86	2.91	V
		VLVD5	Power supply rise time	2.76	2.81	2.87	V
			Power supply fall time	2.70	2.75	2.81	V
		VLVD6	Power supply rise time	2.66	2.71	2.76	V
			Power supply fall time	2.60	2.65	2.70	V
		VLVD7	Power supply rise time	2.56	2.61	2.66	V
			Power supply fall time	2.50	2.55	2.60	V
	VLVD8	Power supply rise time	2.45	2.50	2.55	V	
			Power supply fall time	2.40	2.45	2.50	V
		VLVD9	Power supply rise time	2.05	2.09	2.13	V
			Power supply fall time	2.00	2.04	2.08	V
		VLVD10	Power supply rise time	1.94	1.98	2.02	V
			Power supply fall time	1.90	1.94	1.98	V
		VLVD11	Power supply rise time	1.84	1.88	1.91	V
			Power supply fall time	1.80	1.84	1.87	V
		VLVD12	Power supply rise time	1.74	1.77	1.81	V
			Power supply fall time	1.70	1.73	1.77	V
		VLVD13	Power supply rise time	1.64	1.67	1.70	V
			Power supply fall time	1.60	1.63	1.66	V
Minimum pul	se width	tLW		300			μs
Detection de	lay time					300	μs

Caution Set the detection voltage (VLVD) to be within the operating voltage range. The operating voltage range depends on the setting of the user option byte (000C2H/010C2H). The following shows the operating voltage range.

HS (high-speed main) mode: VDD = 2.7 to 3.6 V at 1 MHz to 24 MHz

VDD = 2.4 to 3.6 V at 1 MHz to 16 MHz

LS (low-speed main) mode: VDD = 1.8 to 3.6 V at 1 MHz to 8 MHz LV (low-voltage main) mode: VDD = 1.6 to 3.6 V at 1 MHz to 4 MHz

2.8 LCD Characteristics

2.8.1 Resistance division method

(1) Static display mode

(TA = -40 to +85°C, VL4 (MIN.) \leq VDD \leq 3.6 V, Vss = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
LCD drive voltage	VL4		2.0		VDD	V

(2) 1/2 bias method, 1/4 bias method

 $(TA = -40 \text{ to } +85^{\circ}C, VL4 \text{ (MIN.)} \le VDD \le 3.6 \text{ V, Vss} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
LCD drive voltage	VL4		2.7		VDD	V

(3) 1/3 bias method

(TA = -40 to +85°C, VL4 (MIN.) \leq VDD \leq 3.6 V, Vss = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
LCD drive voltage	VL4		2.5		VDD	V

3.2.2 On-chip oscillator characteristics

$(TA = -40 \text{ to } +105^{\circ}C, 2.4 \text{ V} \le \text{VDD} \le 3.6 \text{ V}, \text{Vss} = 0 \text{ V})$

Oscillators	Parameters	Conditions	MIN.	TYP.	MAX.	Unit
High-speed on-chip oscillator clock frequency Notes 1, 2	fHOCO		1		24	MHz
High-speed on-chip oscillator		-20 to +85°C	-1.0		+1.0	%
clock frequency accuracy		-40 to -20°C	-1.5		+1.5	%
		+85 to +105°C	-2.0		+2.0	%
Low-speed on-chip oscillator clock frequency	fiL			15		kHz
Low-speed on-chip oscillator clock frequency accuracy			-15		+15	%

Note 1. High-speed on-chip oscillator frequency is selected with bits 0 to 4 of the option byte (000C2H) and bits 0 to 2 of the HOCODIV register.

3.2.3 PLL oscillator characteristics

$(TA = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{VDD} \le 3.6 \text{ V}, \text{Vss} = 0 \text{ V})$

Oscillators	Parameters	Conditions	MIN.	TYP.	MAX.	Unit
PLL input frequency Note	fPLLIN	High-speed system clock			16.00	MHz
PLL output frequency Note	fPLL			48.00		MHz

Note Indicates only oscillator characteristics. Refer to AC Characteristics for instruction execution time.

Note 2. This only indicates the oscillator characteristics. Refer to AC Characteristics for instruction execution time.

3.3.2 Supply current characteristics

(TA = -40 to +105°C, 2.4 V \leq VDD \leq 3.6 V, Vss = 0 V)

(1/2)

Parameter	Symbol	Conditions					MIN.	TYP.	MAX.	Unit
Supply	IDD1	Operating	HS	fHOCO = 48 MHz Note 3,	Basic	VDD = 3.6 V		2.2	2.9	mA
current Note 1		mode	(high-speed main)	fih = 24 MHz Note 3	operation	VDD = 3.0 V		2.2	2.9	
			mode Note 5		Normal	VDD = 3.6 V		4.4	9.2	
					operation	VDD = 3.0 V		4.4	9.2	
			fHOCO = 24 MHz Note 3,	Basic	VDD = 3.6 V		2.0	2.6		
			fih = 24 MHz Note 3	operation	VDD = 3.0 V		2.0	2.6		
					Normal	VDD = 3.6 V		4.2	7.0	
					operation	VDD = 3.0 V		4.2	7.0	
			, ,	Normal	VDD = 3.6 V		3.1	5.0		
			fih = 16 MHz Note 3	operation	VDD = 3.0 V		3.1	5.0		
		HS	fmx = 20 MHz Note 2,	Normal	Square wave input		3.5	5.9	mA	
		(high-speed main)	VDD = 3.6 V	operation	Resonator connection		3.6	6.0		
			mode Note 5	fmx = 20 MHz Note 2,	Normal	Square wave input		3.5	5.9	
				VDD = 3.0 V	operation	Resonator connection		3.6	6.0	
				fmx = 16 MHz Note 2,	Normal	Square wave input		2.9	4.5	
				VDD = 3.6 V	operation	Resonator connection		3.1	4.6	
				fmx = 16 MHz Note 2, VDD = 3.0 V	Normal operation	Square wave input		2.9	4.5	
						Resonator connection		3.1	4.6	
				fmx = 10 MHz Note 2,	Normal	Square wave input		2.1	3.5	1
			VDD = 3.6 V	operation	Resonator connection		2.2	3.5		
			HS (High-speed main) mode (PLL operation)	fmx = 10 MHz Note 2, VDD = 3.0 V	Normal operation	Square wave input		2.1	3.5	
						Resonator connection		2.2	3.5	
				fPLL = 48 MHz, fCLK = 24 MHz Note 2	Normal operation	VDD = 3.6 V		4.7	7.6	mA
						VDD = 3.0 V		4.7	7.6	
				fPLL = 48 MHz, fCLK = 12 MHz Note 2	Normal	VDD = 3.6 V		3.1	5.2	
					operation	VDD = 3.0 V		3.1	5.1	
				fPLL = 48 MHz,	Normal	VDD = 3.6 V		2.3	3.9	
				fCLK = 6 MHz Note 2	operation	VDD = 3.0 V		2.3	3.9	
			Subsystem clock	fsub = 32.768 kHz Note 4	Normal	Square wave input		4.6	6.9	μΑ
			operation	TA = -40°C	operation	Resonator connection		4.7	6.9	
				fsub = 32.768 kHz Note 4	Normal	Square wave input		4.9	7.0	
				TA = +25°C	operation	Resonator connection		5.0	7.2	
			fsub = 32.768 kHz Note 4		Square wave input		5.2	7.6		
		TA = +50°C	operation	Resonator connection		5.2	7.7			
		fsub = 32.768 kHz Note 4	Normal	Square wave input		5.5	9.3			
		TA = +70°C	operation	Resonator connection		5.6	9.4			
		fsub = 32.768 kHz Note 4	Normal	Square wave input	·	6.2	13.3			
		TA = +85°C	operation	Resonator connection		6.2	13.4			
			fsub = 32.768 kHz Note 4	Normal	Square wave input		8.3	46.0		
				TA = +105°C	operation	Resonator connection		8.4	46.0	


(Notes and Remarks are listed on the next page.)

(TA = -40 to +105°C, 2.4 V \leq AVDD = VDD \leq 3.6 V, Vss = 0 V)


(2/2)

Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
TO00 to TO07, TKBO00,	fтo	HS (high-speed main) mode	2.7 V ≤ VDD ≤ 3.6 V			8	MHz
TKBO01, TKBO10, TKBO11,			2.4 V ≤ VDD < 2.7 V			8	MHz
TKBO20, TKBO21							
output frequency							
PCLBUZ0, PCLBUZ1 output	fPCL	HS (high-speed main) mode	2.7 V ≤ VDD ≤ 3.6 V			8	MHz
frequency			2.4 V ≤ VDD < 2.7 V			8	MHz
Interrupt input high-level width,	tinth,	INTP0 to INTP7	2.4 V ≤ VDD ≤ 3.6 V	1			μs
low-level width	tintl						
Key interrupt input low-level	tkr	2.4 V ≤ VDD ≤ 3.6 V		250			ns
width							
TMKB2 forced output stop input	tihr	INTP0 to INTP7	fclk > 16 MHz	125			ns
high-level width			fclk ≤ 16 MHz	2			fCLK
RESET low-level width	trsl		•	10			μs

CSI mode serial transfer timing (master mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)



CSI mode serial transfer timing (master mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)



Remark p: CSI number (p = 00, 10, 20, 30), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), g: PIM and POM number (g = 0 to 3)

(7) Communication at different potential (1.8 V, 2.5 V) (CSI mode) (slave mode, SCKp... external clock input)

$(TA = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{VDD} \le 3.6 \text{ V}, \text{Vss} = 0 \text{ V})$

Dozemstor	Cumphal	Conditions		HS (high-spe	Limit	
Parameter	Symbol	Con	Conditions		MAX.	Unit
SCKp cycle time Note 1	tKCY2	2.7 V ≤ VDD ≤ 3.6 V,	20 MHz < fMcK ≤ 24 MHz	32/fMCK		ns
		2.3 V ≤ Vb ≤ 2.7 V	16 MHz < fмcк ≤ 20 MHz	28/fmck		ns
			8 MHz < fмcк ≤ 16 MHz	24/fmck		ns
			4 MHz < fмcк ≤ 8 MHz	16/fmck		ns
			fMCK ≤ 4 MHz	12/fmck		ns
		$2.4 \text{ V} \le \text{VDD} < 3.3 \text{ V},$ $1.6 \text{ V} \le \text{Vb} \le 2.0 \text{ V} \text{ Note 2}$	20 MHz < fMck ≤ 24 MHz	72/fmck		ns
			16 MHz < fмcк ≤ 20 MHz	64/fmck		ns
			8 MHz < fмcк ≤ 16 MHz	52/fmck		ns
			4 MHz < fMCK ≤ 8 MHz	32/fmck		ns
			fMCK ≤ 4 MHz	20/fmck		ns
SCKp high-/low-level width	tKH2, tKL2	2.7 V ≤ VDD ≤ 3.6 V, 2.3 V ≤ Vb ≤ 2.7 V		tKCY2/2 - 36		ns
		2.4 V ≤ VDD < 3.3 V, 1.6 V ≤ Vb ≤ 2.0 V Note 2		tKCY2/2 - 100		ns
SIp setup time (to SCKp↑) Note 3	tsık2	2.7 V ≤ VDD ≤ 3.6 V		1/fмск + 40		ns
		2.4 V ≤ VDD < 3.3 V		1/fмcк + 60		ns
SIp hold time (from SCKp↑) Note 4	tKSI2			1/fмск + 62		ns
Delay time from SCKp↓ to SOp output Note 5	tKSO2	$2.7 \text{ V} \le \text{VDD} \le 3.6 \text{ V}, 2.3 \text{ V}$ Cb = 30 pF, Rb = 2.7 k Ω	/ ≤ Vb ≤ 2.7 V		2/fмск + 428	ns
		2.4 V ≤ VDD < 3.3 V, 1.6 V Cb = 30 pF, Rb = 5.5 kΩ	V ≤ Vb ≤ 2.0 V Note 2		2/fмск + 1146	ns

- Note 1. Transfer rate in the SNOOZE mode: MAX. 1 Mbps
- **Note 2.** Use it with $VDD \ge Vb$.
- Note 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Note 4. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Note 5. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Caution Select the TTL input buffer for the SIp pin and SCKp pin and the N-ch open drain output (VDD tolerance) mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

(Remarks are listed on the next page.)



LVD Detection Voltage of Interrupt & Reset Mode

(TA = -40 to +105°C, VPDR \leq VDD \leq 3.6 V, Vss = 0 V)

Parameter	Symbol	Conditions			MIN.	TYP.	MAX.	Unit
Interrupt and reset mode	VLVDD0	VPOC0, VPOC1, VPOC2 = 0, 1, 1, falling reset voltage: 2.7 V			2.64	2.75	2.86	V
	VLVDD1	LVIS0, LVIS1 = 1, 0 Rising release reset voltage		2.81	2.92	3.03	V	
			Falling interrupt voltage		2.75	2.86	2.97	V
	VLVDD2		LVIS0, LVIS1 = 0, 1 Rising release reset voltage		2.90	3.02	3.14	V
				Falling interrupt voltage	2.85	2.96	3.07	V

3.7 Power supply voltage rising slope characteristics

 $(TA = -40 \text{ to } +105^{\circ}\text{C}, Vss = 0 \text{ V})$

Parameter	Conditions	MIN.	TYP.	MAX.	Unit
Power supply voltage rising slope	SVDD			54	V/ms

Caution Make sure to keep the internal reset state by the LVD circuit or an external reset until VDD reaches the operating voltage range shown in 3.4 AC Characteristics.

NOTES FOR CMOS DEVICES

- (1) VOLTAGE APPLICATION WAVEFORM AT INPUT PIN: Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between VIL (MAX) and VIH (MIN) due to noise, etc., the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between VIL (MAX) and VIH (MIN).
- (2) HANDLING OF UNUSED INPUT PINS: Unconnected CMOS device inputs can be cause of malfunction. If an input pin is unconnected, it is possible that an internal input level may be generated due to noise, etc., causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND via a resistor if there is a possibility that it will be an output pin. All handling related to unused pins must be judged separately for each device and according to related specifications governing the device.
- (3) PRECAUTION AGAINST ESD: A strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it when it has occurred. Environmental control must be adequate. When it is dry, a humidifier should be used. It is recommended to avoid using insulators that easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors should be grounded. The operator should be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with mounted semiconductor devices.
- (4) STATUS BEFORE INITIALIZATION: Power-on does not necessarily define the initial status of a MOS device. Immediately after the power source is turned ON, devices with reset functions have not yet been initialized. Hence, power-on does not guarantee output pin levels, I/O settings or contents of registers. A device is not initialized until the reset signal is received. A reset operation must be executed immediately after power-on for devices with reset functions.
- (5) POWER ON/OFF SEQUENCE: In the case of a device that uses different power supplies for the internal operation and external interface, as a rule, switch on the external power supply after switching on the internal power supply. When switching the power supply off, as a rule, switch off the external power supply and then the internal power supply. Use of the reverse power on/off sequences may result in the application of an overvoltage to the internal elements of the device, causing malfunction and degradation of internal elements due to the passage of an abnormal current. The correct power on/off sequence must be judged separately for each device and according to related specifications governing the device.
- (6) INPUT OF SIGNAL DURING POWER OFF STATE: Do not input signals or an I/O pull-up power supply while the device is not powered. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Input of signals during the power off state must be judged separately for each device and according to related specifications governing the device.