

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFl

Details	
Product Status	Active
Core Processor	RL78
Core Size	16-Bit
Speed	24MHz
Connectivity	CSI, I <sup>2</sup> C, LINbus, UART/USART, USB
Peripherals	LCD, LVD, POR, PWM, WDT
Number of I/O	51
Program Memory Size	256КВ (256К х 8)
Program Memory Type	FLASH
EEPROM Size	8K x 8
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 3.6V
Data Converters	A/D 9x8/12b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	80-LQFP
Supplier Device Package	80-LQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f110mjgfb-30


Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## 1.3 Pin Configuration (Top View)

## 1.3.1 80-pin products (with USB)

• 80-pin plastic LFQFP (12 × 12 mm, 0.5 mm pitch)




Caution 1. Connect the REGC pin to Vss pin via a capacitor (0.47 to 1  $\mu$ F). Caution 2. Connect the UREGC pin to Vss pin via a capacitor (0.33  $\mu$ F).

Remark 1. For pin identification, see 1.4 Pin Identification.

Remark 2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR).









(2/2)

			(2/2)				
	ltem	80/85-pin	100-pin				
		R5F110Mx/R5F110Nx (x = E to H, J)	R5F110Px (x = E to H, J)				
Clock output/bu	zzer output	2	2				
		<ul> <li>2.44 kHz, 4.88 kHz, 9.76 kHz, 1.25 MHz, 2.5 M (Main system clock: fMAIN = 20 MHz operation)</li> <li>256 Hz, 512 Hz, 1.024 kHz, 2.048 kHz, 4.096 k (Subsystem clock: fSUB = 32.768 kHz operation)</li> </ul>	Hz, 8.192 kHz, 16.384 kHz, 32.768 kHz				
8/12-bit resoluti	on A/D converter	9 channels	13 channels				
D/A converter		2 channels	2 channels				
Comparator		1 channel	2 channels				
Serial interface		CSI: 1 channel/UART (UART supporting LIN-bu CSI: 1 channel/UART: 1 channel/simplified I <sup>2</sup> C: CSI: 1 channel/UART: 1 channel/simplified I <sup>2</sup> C: CSI: 1 channel/UART: 1 channel/simplified I <sup>2</sup> C:	1 channel 1 channel				
	I <sup>2</sup> C bus	1 channel	1 channel				
USB	Function	1 cha	nnel				
LCD controller/o	driver	Internal voltage boosting method, capacitor split r are switchable.	Internal voltage boosting method, capacitor split method, and external resistance division method are switchable.				
Segr	ment signal output	44 (40) <sup>Note 1</sup>	56 (52) <sup>Note 1</sup>				
Com	imon signal output	4 (8)	4 (8) Note 1				
Data transfer co	ontroller (DTC)	32 sources	33 sources				
Event link contr	oller (ELC)	Event input: 30, Event trigger output: 22	Event input: 31, Event trigger output: 22				
Vectored interru	ipt Internal	36	37				
sources	External	9	9				
Key interrupt	•	8	8				
Reset		Reset by RESET pin     Internal reset by watchdog timer     Internal reset by power-on-reset     Internal reset by voltage detector     Internal reset by illegal instruction execution <sup>Not</sup> Internal reset by RAM parity error     Internal reset by illegal-memory access	te 2				
Power-on-reset circuit		<ul> <li>Power-on-reset: 1.51 ± 0.03 V</li> <li>Power-down-reset: 1.50 ± 0.03 V</li> </ul>					
Voltage detector		Rising edge: 1.67 V to 3.13 V (12 stages)     Falling edge: 1.63 V to 3.06 V (12 stages)					
On-chip debug function		Provided					
Power supply v	oltage	VDD = 1.6 to 3.6 V (TA = -40 to +85°C) VDD = 2.4 to 3.6 V (TA = -40 to +105°C)					
Operating ambi	ent temperature	TA = -40 to +85°C (A: Consumer applications), TA	A = -40 to +105°C (G: Industrial applications)				

**Note 1.** The number in parentheses indicates the number of signal outputs when 8 coms are used.

Note 2. The illegal instruction is generated when instruction code FFH is executed. Reset by the illegal instruction execution not is issued by emulation with the in-circuit emulator or on-chip debug emulator.

<R>



## Absolute Maximum Ratings (TA = 25°C)

(3/3)

		,			(3/
Parameter	Symbols	Conditions		Ratings	Unit
utput current, high	ЮН1	Per pin	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P46, P50 to P57, P70 to P77, P80 to P83, P125 to P127, P130, P140 to P143	-40	mA
		Total of all	P40 to P46	-70	mA
		pins -170 mA	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P50 to P57, P70 to P77, P80 to P83, P125 to P127, P130, P140 to P143	-100	mA
	Іон2	Per pin	P150 to P156	-0.1	mA
		Total of all pins		-0.7	mA
	Іонз	Per pin	UDP, UDM	-3	mA
Output current, low	IOL1	Per pin	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P46, P50 to P57, P60, P61, P70 to P77, P80 to P83, P125 to P127, P130, P140 to P143	40	mA
		Total of all	P40 to P46	70	mA
		pins 170 mA	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P50 to P57, P70 to P77, P80 to P83, P125 to P127, P130, P140 to P143	100	mA
	IOL2	Per pin	P150 to P156	0.4	mA
		Total of all pins		2.8	mA
	IOL3	Per pin	UDP, UDM	3	mA
Operating ambient temperature	TA	-	pperation mode mory programming mode	-40 to +85	°C
Storage temperature	Tstg			-65 to +150	°C

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.



R>

#### $(TA = -40 \text{ to } +85^{\circ}C, 1.6 \text{ V} \le \text{AVDD} = \text{VDD} \le 3.6 \text{ V}, \text{Vss} = 0 \text{ V})$

Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Output current, low <sup>Note 1</sup>	IOL1	Per pin for P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P46, P50 to P57, P70 to P77, P80 to P83, P125 to P127, P130, P140 to P143				20.0 Note 2	mA
		Per pin for P60 and P61				15.0 Note 2	mA
		Total of P40 to P46, P130	2.7 V ≤ VDD ≤ 3.6 V			15.0	mA
		(When duty ≤ 70% <sup>Note 3</sup> )	1.8 V ≤ VDD < 2.7 V			9.0	mA
			1.6 V ≤ VDD < 1.8 V			4.5	mA
		Total of P00 to P07, P10 to P17, P20 to P27,	2.7 V ≤ VDD ≤ 3.6 V			35.0	mA
		P30 to P37, P50 to P57, P60, P61,	1.8 V ≤ VDD < 2.7 V			20.0	mA
loL2		P70 to P77, P80 to P83, P125 to P127, P140 to P143 (When duty ≤ 70% <sup>Note 3</sup> )	1.6 V ≤ VDD < 1.8 V			10.0	mA
		Total of all pins (When duty ≤ 70% <sup>Note 3</sup> )				50.0	mA
	IOL2	Per pin for P150 to P156				0.4 Note 2	mA
		Total of all pins	1.6 V ≤ VDD ≤ 3.6 V			2.8	mA

Note 1. Value of current at which the device operation is guaranteed even if the current flows from an output pin to the Vss pin.

Note 2. However, do not exceed the total current value.

**Note 3.** Specification under conditions where the duty factor  $\leq$  70%.

The output current value that has changed to the duty factor > 70% the duty ratio can be calculated with the following expression

(when changing the duty factor from 70% to n%).

• Total output current of pins =  $(IOL \times 0.7)/(n \times 0.01)$ 

<Example> Where n = 80% and IOL = 10.0 mA

Total output current of pins = (10.0 × 0.7)/(80 × 0.01) ≈ 8.7 mA

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.




Note 1.	Current flowing to VDD.
Note 2.	When high speed on-chip oscillator and high-speed system clock are stopped.
Note 3.	Current flowing only to the real-time clock 2 (excluding the operating current of the low-speed on-chip oscillator and the
	XT1 oscillator). The supply current of the RL78 microcontrollers is the sum of the values of either IDD1 or IDD2, and IRTC,
	when the real-time clock 2 operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected,
	IFIL should be added. IDD2 subsystem clock operation includes the operational current of the real-time clock 2.
Note 4.	Current flowing only to the 12-bit interval timer (excluding the operating current of the low-speed on-chip oscillator and

- illator and N the XT1 oscillator). The supply current of the RL78 microcontrollers is the sum of the values of either IDD1 or IDD2, and ITMKA, when the 12-bit interval timer operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected, IFIL should be added. IDD2 subsystem clock operation includes the operational current of the 12-bit interval timer.
- Note 5. Current flowing only to the watchdog timer (including the operating current of the low-speed on-chip oscillator). The current value of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3 and IWDT when the watchdog timer operates in STOP mode.
- Note 6. Current flowing only to the A/D converter. The supply current of the RL78 microcontrollers is the sum of IDD1 or IDD2 and IADC, IAVREF, IADREF when the A/D converter operates in an operation mode or the HALT mode.
- Note 7. Current flowing to the AVDD.
- Note 8. Current flowing from the reference voltage source of A/D converter.
- Note 9. Operation current flowing to the internal reference voltage.
- Note 10 Current flowing to the AVREFP.
- Current flowing only to the D/A converter. The current value of the RL78 microcontrollers is the sum of IDD1 or IDD2 and Note 11. IDA when the D/A converter operates in an operation mode or the HALT mode.
- Note 12. Current flowing only to the comparator circuit. The current value of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3 and ICMP when the comparator circuit operates in the Operating, HALT or STOP mode.
- Note 13. Current flowing only to the LVD circuit. The current value of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3 and ILVI when the LVD circuit operates in the Operating, HALT or STOP mode.
- Note 14. Current flowing only during self-programming.
- Note 15. Current flowing only during data flash rewrite.
- For shift time to the SNOOZE mode, see 23.3.3 SNOOZE mode in the RL78/L1C User's Manual. Note 16.
- Note 17. Current flowing only to the LCD controller/driver (VDD pin). The current value of the RL78 microcontrollers is the sum of the LCD operating current (ILCD1, ILCD2 or ILCD3) to the supply current (IDD1, or IDD2) when the LCD controller/driver operates in an operation mode or HALT mode. Not including the current that flows through the LCD panel.
- Note 18. Not including the current that flows through the external divider resistor divider resistor.
- Note 19. Current flowing to the UVBUS.
- Note 20. Including the operating current when fPLL = 48 MHz.
- Note 21. Including the current supplied from the pull-up resistor of the UDP pin to the pull-down resistor of the host device, in addition to the current consumed by this MCU during the suspended state.
- Remark 1. fil: Low-speed on-chip oscillator clock frequency
- Remark 2. fSUB: Subsystem clock frequency (XT1 clock oscillation frequency)
- Remark 3. fCLK: CPU/peripheral hardware clock frequency
- Remark 4. Temperature condition of the TYP. value is TA = 25°C



Minimum Instruction Execution Time during Main System Clock Operation

TCY vs VDD (HS (high-speed main) mode)




Supply voltage VDD [V]




AC Timing Test Points Vin/Von Vін/Vон Test points VIL/VOL VIL/VOL External System Clock Timing 1/fex 1/fexs texl tехн **t**EXLS **t**EXHS EXCLK/EXCLKS TI/TO Timing t⊤ı∟ ttiH-TI00 to TI07, TI10 to TI17 1/fто TO00 to TO07, TO10 to TO17, TKBO00, TKBO01, TKBO10, TKBO11, TKBO20, TKBO21 Interrupt Request Input Timing tintl tinth-INTP0 to INTP7



## UART mode connection diagram (during communication at same potential)



## UART mode bit width (during communication at same potential) (reference)



- Remark 1. q: UART number (q = 0 to 3), g: PIM and POM number (g = 0 to 3)
- Remark 2. fMCK: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13))



# (5) When reference voltage (+) = AVDD (ADREFP1 = 0, ADREFP0 = 0), reference voltage (-) = AVss (ADREFM = 0), conversion target: ANI16 to ANI21, internal reference voltage, temperature sensor output voltage

(TA = -40 to +85°C, 1.6 V  $\leq$  VDD  $\leq$  3.6 V, 1.6 V  $\leq$  AVDD = VDD  $\leq$  3.6 V, Vss = 0 V, AVss = 0 V, Reference voltage (+) = AVDD, Reference voltage (-) = AVss = 0 V)

Parameter	Symbol	Con	ditions	MIN.	TYP.	MAX.	Unit
Resolution	RES		$2.4 \text{ V} \le \text{AV}_{\text{DD}} \le 3.6 \text{ V}$	8		12	bit
			1.8 V ≤ AVDD ≤ 3.6 V	8		10 Note 1	
			1.6 V ≤ AVDD ≤ 3.6 V		8 Note 2		
Overall error Note 3	AINL	12-bit resolution	2.4 V ≤ AVDD ≤ 3.6 V			±8.5	LSB
		10-bit resolution	1.8 V ≤ AVDD ≤ 3.6 V			±6.0	
		8-bit resolution	1.6 V ≤ AVDD ≤ 3.6 V			±3.5	
Conversion time	tCONV	ADTYP = 0, 12-bit resolution	$2.4 \text{ V} \leq \text{AV}_{\text{DD}} \leq 3.6 \text{ V}$	4.125			μs
		ADTYP = 0, 10-bit resolution <sup>Note 1</sup>	1.8 V ≤ AVDD ≤ 3.6 V	9.5			
		ADTYP = 0, 8-bit resolution <sup>Note 2</sup>	1.6 V ≤ AVDD ≤ 3.6 V	57.5			
		ADTYP = 1,	2.4 V ≤ AVDD ≤ 3.6 V	3.3125			
		8-bit resolution	1.8 V ≤ AVDD ≤ 3.6 V	7.875			
			1.6 V ≤ AVDD ≤ 3.6 V	54.25			
Zero-scale error Note 3	Ezs	12-bit resolution	2.4 V ≤ AVDD ≤ 3.6 V			±8.0	LSB
		10-bit resolution	1.8 V ≤ AVDD ≤ 3.6 V			±5.5	l
		8-bit resolution	1.6 V ≤ AVDD ≤ 3.6 V			±3.0	
Full-scale error Note 3	Efs	12-bit resolution	$2.4 \text{ V} \le \text{AV}_{\text{DD}} \le 3.6 \text{ V}$			±8.0	LSB
		10-bit resolution	1.8 V ≤ AVDD ≤ 3.6 V			±5.5	
		8-bit resolution	$1.6 \text{ V} \le \text{AV}_{\text{DD}} \le 3.6 \text{ V}$			±3.0	
Integral linearity error	ILE	12-bit resolution	$2.4 \text{ V} \le \text{AV}_{\text{DD}} \le 3.6 \text{ V}$			±3.5	LSB
Note 3		10-bit resolution	1.8 V ≤ AVDD ≤ 3.6 V			±2.5	
		8-bit resolution	1.6 V ≤ AVDD ≤ 3.6 V			±1.5	
Differential linearity error	DLE	12-bit resolution	$2.4 \text{ V} \le \text{AV}_{\text{DD}} \le 3.6 \text{ V}$			±2.5	LSB
Note 3		10-bit resolution	$1.8 \text{ V} \le \text{AV}_{\text{DD}} \le 3.6 \text{ V}$			±2.5	
		8-bit resolution	$1.6 \text{ V} \le \text{AV}_{\text{DD}} \le 3.6 \text{ V}$			±2.0	
Analog input voltage	VAIN			0		AVdd	V
		Internal reference voltages (2.4 V $\leq$ VDD $\leq$ 3.6 V, HS	le S (high-speed main) mode)	VBGR Note 4			
		Temperature sensor out (2.4 V $\leq$ VDD $\leq$ 3.6 V, HS	put voltage S (high-speed main) mode)	V	TMP25 Note	4	

Note 1. Cannot be used for lower 2 bits of ADCR register

**Note 2.** Cannot be used for lower 4 bits of ADCR register

**Note 3.** Excludes quantization error (±1/2 LSB).

Note 4. Refer to 2.6.2 Temperature sensor, internal reference voltage output characteristics.

Caution Always use AVDD pin with the same potential as the VDD pin.



## 2.8 LCD Characteristics

## 2.8.1 Resistance division method

## (1) Static display mode

(TA = -40 to +85°C, VL4 (MIN.)  $\leq$  VDD  $\leq$  3.6 V, Vss = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
LCD drive voltage	VL4		2.0		Vdd	V

## (2) 1/2 bias method, 1/4 bias method

#### $(TA = -40 \text{ to } +85^{\circ}C, VL4 \text{ (MIN.)} \le VDD \le 3.6 \text{ V}, VSS = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
LCD drive voltage	VL4		2.7		Vdd	V

## (3) 1/3 bias method

## (TA = -40 to +85°C, VL4 (MIN.) $\leq$ VDD $\leq$ 3.6 V, Vss = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
LCD drive voltage	VL4		2.5		Vdd	V



Absolute Max	kimum Rat	ings (TA = 25°C)			(2/3
Parameter	Symbols		Conditions	Ratings	Unit
LCD voltage	VLI1	VL1 input voltage <sup>I</sup>	Note 1	-0.3 to +2.8	V
	VLI2	VL2 input voltage <sup>I</sup>	Note 1	-0.3 to +6.5	V
	VLI3	VL3 input voltage <sup>I</sup>	Note 1	-0.3 to +6.5	V
	VLI4	VL4 input voltage <sup>I</sup>	Note 1	-0.3 to +6.5	V
	VLI5	CAPL, CAPH inpu	it voltage <sup>Note 1</sup>	-0.3 to +6.5	V
	VLO1	VL1 output voltage	3	-0.3 to +2.8	V
	VLO2	VL2 output voltage	•	-0.3 to +6.5	V
	VLO3	VL3 output voltage	,	-0.3 to +6.5	V
	VLO4	VL4 output voltage		-0.3 to +6.5	V
	VLO5	CAPL, CAPH outp	out voltage	-0.3 to +6.5	V
	VLO6	COM0 to COM7	External resistance division method	-0.3 to VDD + 0.3 Note 2	V
		SEG0 to SEG55	Capacitor split method	-0.3 to VDD + 0.3 Note 2	V
		output voltage	Internal voltage boosting method	-0.3 to VLI4 + 0.3 Note 2	V

Note 1. This value only indicates the absolute maximum ratings when applying voltage to the VL1, VL2, VL3, and VL4 pins; it does not mean that applying voltage to these pins is recommended. When using the internal voltage boosting method or capacitance split method, connect these pins to Vss via a capacitor (0.47 ± 30%) and connect a capacitor (0.47 ± 30%) between the CAPL and CAPH pins.

Note 2. Must be 6.5 V or lower.

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.



Parameter	Symbol		Conditio	ons		MIN.	TYP.	MAX.	Unit
Low-speed on-chip oscillator operating current	FIL Note 1								μA
RTC2 operating current	IRTC Notes 1, 3						0.02		μA
12-bit interval timer operating current	ITMKA Notes 1, 2, 4						0.02		μA
Watchdog timer operating current	IWDT Notes 1, 2, 5	fiL = 15 kHz					0.22		μA
A/D converter operating current	IADC Notes 6, 7	AVDD = 3.0 V, whe	n conversion at maximu	im speed			422	720	μA
AVREF (+) current	IAVREF Note 8	AVDD = 3.0 V, ADF	REFP1 = 0, ADREFP0 =	0 Note 7			14.0	25.0	μA
		AVREFP = 3.0 V, AI	DREFP1 = 0, ADREFPC	) = 1 Note 10			14.0	25.0	
		ADREFP1 = 1, AD	REFP0 = 0 Note 1				14.0	25.0	
A/D converter reference voltage current	IADREF Notes 1, 9	VDD = 3.0 V					75.0		μA
Temperature sensor operating current	ITMPS Note 1						78		μA
D/A converter operating current	IDAC Notes 1, 11	Per D/A converter	Per D/A converter channel				0.53	1.5	mA
Comparator	ICMP	VDD = 3.6 V,	Window mode				12.5		μA
operating current	Notes 1, 12	Regulator output voltage = 2.1 V	Comparator high-speed hode				4.5		μA
		5	Comparator low-speed	d mode			1.2		μA
LVD operating current	ILVD Notes 1, 13						0.06		μA
Self-programming operating current	IFSP Notes 1, 14						2.50	12.20	mA
BGO operating current	IBGO Notes 1, 15						1.68	12.20	mA
SNOOZE	ISNOZ Note 1	ADC operation	The mode is performe	d Note 16			0.34	1.10	mA
operating current			The A/D conversion of mode, AVREFP = VDD		erformed, Low voltage		0.53	2.04	
		CSI/UART operation	on 				0.70	1.54	mA
LCD operating current	ILCD1 Notes 17, 18	External resistance division method	fLCD = fSUB LCD clock = 128 Hz	1/3 bias 4-time slice	VDD = 3.6 V, Lv4 = 3.6 V		0.14		μA
	ILCD2 Note 17	Internal voltage boosting method	fLCD = fSUB LCD clock = 128 Hz	1/3 bias 4-time slice	VDD = 3.0 V, LV4 = 3.0 V (VLCD = 04H)		0.61		μA
	ILCD3 Note 17	Capacitor split method	fLCD = fSUB LCD clock = 128 Hz	1/3 bias 4-time slice	VDD = 3.0 V, Lv4 = 3.0 V		0.12		μA
USB current	IUSB Note 20	Operating current of	during USB communica	tion			4.88		mA
Note 19	IUSB Note 21	Operating current i	n the USB suspended s	tate		1	0.04		mA


## $(TA = -40 \text{ to } +105^{\circ}C, 2.4 \text{ V} \le \text{VDD} \le 3.6 \text{ V}, \text{Vss} = 0 \text{ V})$

(Notes and Remarks are listed on the next page.)

## RL78/L1C

Minimum Instruction Execution Time during Main System Clock Operation


TCY vs VDD (HS (high-speed main) mode)



Supply voltage VDD [V]



## 3.5 Peripheral Functions Characteristics



## 3.5.1 Serial array unit

## (1) During communication at same potential (UART mode)

## (TA = -40 to +105°C, 2.4 V $\leq$ VDD $\leq$ 3.6 V, Vss = 0 V)

Parameter	Symbol	Conditions	HS (high-spee	Unit	
i arameter Symb		Conditions	MIN.	MAX.	Onic
Transfer rate Note 1		$2.4 \text{ V} \leq \text{Vdd} \leq 3.6 \text{ V}$		fMCK/12 Note 2	bps
		Theoretical value of the maximum transfer rate fmck = fclk Note 3		2.0	Mbps

Note 1. Transfer rate in the SNOOZE mode is 4800 bps only.

Note 2. The following conditions are required for low voltage interface.


2.4 V ≤ VDD < 2.7 V: MAX. 1.3 Mbps

Note 3. The maximum operating frequencies of the CPU/peripheral hardware clock (fcLK) are:


HS (high-speed main) mode: 24 MHz (2.7 V  $\leq$  VDD  $\leq$  3.6 V) 16 MHz (2.4 V  $\leq$  VDD  $\leq$  3.6 V)

Caution Select the normal input buffer for the RxDq pin and the normal output mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg).

## UART mode connection diagram (during communication at same potential)



## UART mode bit width (during communication at same potential) (reference)




**Remark 1.** q: UART number (q = 0 to 3), g: PIM and POM number (g = 0 to 3)

Remark 2. fMCK: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13))

## CSI mode connection diagram (during communication at same potential)




Remark 1. p: CSI number (p = 00, 10, 20, 30)

Remark 2. m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13)



## CSI mode connection diagram (during communication at different potential)



**Remark 1.** Rb[Ω]: Communication line (SOp) pull-up resistance, Cb[F]: Communication line (SOp) load capacitance, Vb[V]: Communication line voltage

**Remark 2.** p: CSI number (p = 00, 10, 20, 30), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), g: PIM and POM number (g = 0 to 3)

Remark 3. fMCK: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00, 02, 10, 12))



## 3.5.3 USB

## (1) Electrical specifications

## $(TA = -40 \text{ to } +105^{\circ}C, 2.4 \text{ V} \le \text{VDD} \le 3.6 \text{ V}, \text{Vss} = 0 \text{ V})$

Parameter		Symbol	Conditions	MIN.	TYP.	MAX.	Unit
UREGC	UREGC output voltage characteristic	Uregc	UVBUS = 4.0 to 5.5 V, PXXCON = VDDUSBE = 1	3.0	3.3	3.6	V
UVBUS	UVBUS input voltage characteristic	UVBUS	Function	4.35 (4.02 <sup>Note</sup> )	5.00	5.25	V

Note Value of instantaneous voltage

## $(TA = -40 \text{ to } +105^{\circ}C, 4.35 \text{ V} \le UVBUS \le 5.25 \text{ V}, 2.4 \text{ V} \le VDD \le 3.6 \text{ V}, \text{VSS} = 0 \text{ V})$

	Parameter		Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Input	Input voltage		Vih		2.0			V
characteristic (FS/LS receiver)			VIL				0.8	V
	Difference input sensitivity		Vdi	UDP voltage - UDM voltage	0.2			V
	Difference common mode range		Vсм		0.8		2.5	V
Output	Output volt	age	Vон	Іон = -200 μА	2.8		3.6	V
characteristic			Vol	IOL = 2 mA	0		0.3	V
(FS driver)	Transition	Rising	tFR	Rising: From 10% to 90% of amplitude,	4		20	ns
	time	Falling	tFF	Falling: From 90% to 10% of amplitude,	4		20	ns
	Matching (	TFR/TFF)	VFRFM	CL = 50 pF	90		111.1	%
	Crossover voltage		VFCRS		1.3		2.0	V
	Output Impedance		Zdrv		28		44	Ω
Output	Output voltage		Vон		2.8		3.6	V
characteristic			Vol		0		0.3	V
(LS driver)	Transition time	Rising	tLR	Rising: From 10% to 90% of amplitude, Falling: From 90% to 10% of amplitude,	75		300	ns
		Falling	tLF		75		300	ns
	Matching (TFR/TFF) Note		VLTFM	CL = 250 pF to 750 pF The UDP and UDM pins are individually pulled	80		125	%
	Crossover voltage Note		VLCRS	down via 15 k $\Omega$	1.3		2.0	V
Pull-up,	Pull-down resistor		RPD		14.25		24.80	kΩ
Pull-down	Pull-up resistor	Idle	Rpui		0.9		1.575	kΩ
		Reception	Rpua		1.425		3.09	kΩ
UVBUS	UVBUS pull-down resistor		Rvbus	UVBUS voltage = 5.5 V		1000		kΩ
	UVBUS input voltage		Viн		3.20			V
							0.8	V

**Note** Excludes the first signal transition from the idle state.



## LVD Detection Voltage of Interrupt & Reset Mode (TA = -40 to +105°C, VPDR $\leq$ VDD $\leq$ 3.6 V, Vss = 0 V)

Parameter	Symbol	Conditions			MIN.	TYP.	MAX.	Unit
Interrupt and reset mode	VLVDD0	VPOC0,	VPOC0, VPOC1, VPOC2 = 0, 1, 1, falling reset voltage: 2.7 V		2.64	2.75	2.86	V
	VLVDD1		LVIS0, LVIS1 = 1, 0 Rising release reset voltage		2.81	2.92	3.03	V
				Falling interrupt voltage	2.75	2.86	2.97	V
	VLVDD2		LVIS0, LVIS1 = 0, 1	Rising release reset voltage	2.90	3.02	3.14	V
				Falling interrupt voltage	2.85	2.96	3.07	V

## 3.7 Power supply voltage rising slope characteristics

## (TA = -40 to +105°C, Vss = 0 V)

Parameter	Conditions	MIN.	TYP.	MAX.	Unit	
Power supply voltage rising slope	SVDD			54	V/ms	


Caution Make sure to keep the internal reset state by the LVD circuit or an external reset until VDD reaches the operating voltage range shown in 3.4 AC Characteristics.



#### 4.2 85-pin products

R5F110NEALA, R5F110NFALA, R5F110NGALA, R5F110NHALA, R5F110NJALA R5F111NEALA, R5F111NFALA, R5F111NGALA, R5F111NHALA, R5F111NJALA R5F110NEGLA, R5F110NFGLA, R5F110NGGLA, R5F110NHGLA, R5F110NJGLA R5F111NEGLA, R5F111NFGLA, R5F111NGGLA, R5F111NHGLA, R5F111NJGLA

JEITA Package code	RENESAS code	Previous code	MASS(TYP.)[g]	
P-VFLGA85-7x7-0.65	PVLG0085JA-A	P85FC-65-BN4	0.1	



©2013 Renesas Electronics Corporation. All rights reserved.

