



Welcome to E-XFL.COM

What is "[Embedded - Microcontrollers](#)"?


"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

| | |
|----------------------------|---|
| Product Status | Active |
| Core Processor | RL78 |
| Core Size | 16-Bit |
| Speed | 24MHz |
| Connectivity | CSI, I ² C, LINbus, UART/USART, USB |
| Peripherals | LCD, LVD, POR, PWM, WDT |
| Number of I/O | 69 |
| Program Memory Size | 256KB (256K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | 8K x 8 |
| RAM Size | 16K x 8 |
| Voltage - Supply (Vcc/Vdd) | 1.6V ~ 3.6V |
| Data Converters | A/D 13x8/12b; D/A 2x8b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 100-LQFP |
| Supplier Device Package | 100-LFQFP (14x14) |
| Purchase URL | https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f110pjafb-30 |

1.3.4 85-pin products (without USB)



| Pin | Name | Pin | Name | Pin | Name | Pin | Name | Pin | Name |
|-----|-------------------------------------|-----|---------------------------|-----|--|-----|---|-----|--|
| A1 | COM7/SEG3 | C1 | COM2 | E1 | P04/INTP2/SEG52 | G1 | P00/SCK10/SCL10/SEG48 | J1 | V _{SS0} |
| A2 | P51/SEG5 | C2 | COM5/SEG1 | E2 | P05/TI02/TO02/SEG53 | G2 | V _{SS0} | J2 | P11/RxD2/SI20/SDA20/SEG41/V _{CO} UT0 |
| A3 | P70/KR7/SEG12 | C3 | COM6/SEG2 | E3 | P06/INTP5/SEG54 | G3 | P12/TxD2/SO20/SEG42/V _{CO} UT1 | J3 | P26/SO00/TxD0/TOOL _{RxD} /SEG38 |
| A4 | P73/KR4/TKBO21/SEG15 | C4 | P71/KR6/SEG13 | E4 | — | G4 | — | J4 | P23/TI07/TO07/SEG35 |
| A5 | P74/KR3/TKBO10/SEG16 | C5 | P76/KR1/TKBO00/SEG18 | E5 | — | G5 | — | J5 | P20/ANI20/SEG32 |
| A6 | P31/INTP3/RTC1HZ/SEG21 | C6 | P77/KR0/TKBO01/SEG19 | E6 | — | G6 | — | J6 | P141/ANI17/SEG29 |
| A7 | P33/INTP4/SCK30/SCL30/SEG23 | C7 | P34/SI30/RxD3/SDA30/SEG24 | E7 | — | G7 | — | J7 | P82 |
| A8 | P35/SO30/TxD3/SEG25 | C8 | V _{L1} | E8 | P40/TOOL0/(TI00)/(TO00) | G8 | P44/(SCK10)/(SCL10)/IVREF0 | J8 | P83 |
| A9 | V _{L4} | C9 | P61/SDAA0/(TI02)/(TO02) | E9 | P137/INTP0 | G9 | P45/ANO0 | J9 | AV _{DD} |
| A10 | P126/CAPL/(TI04)/(TO04) | C10 | V _{DD0} | E10 | P122/X2/EXCLK | G10 | P123/XT1 | J10 | P150/ANI0/AV _{REFP} |
| B1 | COM4/SEG0 | D1 | COM0 | F1 | P03/TI00/TO00/INTP1/SEG51 | H1 | V _{SS0} | K1 | V _{SS0} |
| B2 | P50/SEG4/INTP6 | D2 | COM1 | F2 | P02/SO10/TxD1/(PCLBUZ0)/SEG50 | H2 | V _{SS0} | K2 | P27/TI05/TO05/(INTP5)/PCLBUZ1/SEG39 |
| B3 | P52/SEG6 | D3 | P07/TI06/TO06/SEG55 | F3 | P01/SI10/RxD1/SDA10/SEG49 | H3 | P10/INTP7/PCLBUZ0/SCK20/SCL20/SEG40 | K3 | P25/SI00/RxD0/TOOL _{RxD} /SDA00/SEG37 |
| B4 | P72/KR5/TKBO20/SEG14 | D4 | COM3 | F4 | — | H4 | P24/SCK00/SCL00/SEG36 | K4 | P22/TI04/TO04/SEG34 |
| B5 | P75/KR2/TKBO11/SEG17 | D5 | — | F5 | — | H5 | P21/ANI21/SEG33 | K5 | P143/ANI19/SEG31 |
| B6 | P30/TI03/TO03/REMOOUT/SEG20 | D6 | — | F6 | — | H6 | P140/ANI16/SEG28 | K6 | P142/ANI18/SEG30 |
| B7 | P32/TI01/TO01/SEG22 | D7 | — | F7 | — | H7 | P152/ANI2 | K7 | P156/ANI6 |
| B8 | P125/V _{L3} /(TI06)/(TO06) | D8 | P60/SCLA0/(TI01)/(TO01) | F8 | P43/(INTP7)/(SI10)/(RxD1)/(SDA10)/IVCMP0 | H8 | P46/ANO1 | K8 | P155/ANI5 |
| B9 | V _{L2} | D9 | REGC | F9 | RESET | H9 | P130 | K9 | AV _{SS} |
| B10 | P127/CAPH/(TI03)/(TO03)/(REMOOUT) | D10 | P121/X1 | F10 | V _{SS0} | H10 | P124/XT2/EXCLKS | K10 | P151/ANI1/AV _{REFM} |

1.4 Pin Identification

| | | | |
|-------------------------------|---|----------------------------|---|
| ANI0 to ANI6, | : Analog Input | SCL00, SCL10, SCL20, SCL30 | : Serial Clock Output |
| ANI16 to ANI21 | | SDAA0, SDA00, SDA10, | : Serial Data Input/Output |
| ANO0, ANO1 | : Analog Output | SDA20, SDA30 | |
| AVDD | : Analog Power Supply | SEG0 to SEG55 | : LCD Segment Output |
| AVREFM | : Analog Reference Voltage Minus | SI00, SI10, SI20, SI30 | : Serial Data Input |
| AVREFP | : Analog Reference Voltage Plus | SO00, SO10, SO20, SO30 | : Serial Data Output |
| AVss | : Analog Ground | TI00 to TI07 | : Timer Input |
| CAPH, CAPL | : Capacitor for LCD | TO00 to TO07 | : Timer Output |
| COM0 to COM7 | : LCD Common Output | TKBO00, TKBO01, TKBO10, | |
| EXCLK | : External Clock Input (Main System Clock) | TKBO11, TKBO20, TKBO21 | |
| EXCLKS | : External Clock Input (Subsystem Clock) | TOOL0 | : Data Input/Output for Tool |
| INTP0 to INTP7 | : External Interrupt Input | TOOLRxD, TOOLTxD | : Data Input/Output for External Device |
| IVCMP0, IVCMP1 | : Comparator Input | UDM, UDP | : USB Input/Output |
| IVREF0, IVREF1 | : Comparator Reference Input | UREGC | : USB Regulator Capacitance |
| KR0 to KR7 | : Key Return | UVBUS | : USB Input/USB Power Supply |
| P00 to P07 | : Port 0 | TxD0 to TxD3 | : Transmit Data |
| P10 to P17 | : Port 1 | VCOUT0, VCOUT1 | : Comparator Output |
| P20 to P27 | : Port 2 | VDD0, VDD1 | : Power Supply |
| P30 to P37 | : Port 3 | VL1 to VL4 | : LCD Power Supply |
| P40 to P46 | : Port 4 | VSS0, VSS1 | : Ground |
| P50 to P57 | : Port 5 | X1, X2 | : Crystal Oscillator (Main System Clock) |
| P60 to P62 | : Port 6 | XT1, XT2 | : Crystal Oscillator (Subsystem Clock) |
| P70 to P77 | : Port 7 | | |
| P80 to P83 | : Port 8 | | |
| P121 to P127 | : Port 12 | | |
| P130, P137 | : Port 13 | | |
| P140 to P143 | : Port 14 | | |
| P150 to P156 | : Port 15 | | |
| PCLBUZ0, PCLBUZ1 | : Programmable Clock Output/ Buzzer Output | | |
| REGC | : Regulator Capacitance | | |
| REMOOUT | : Remote Control Output | | |
| $\overline{\text{RESET}}$ | : Reset | | |
| RTC1HZ | : Real-time Clock Correction Clock (1 Hz) Output | | |
| RxD0 to RxD3 | : Receive Data | | |
| SCK00, SCK10, SCK20, SCK30 | : Serial Clock Input/Output | | |
| SCLA0 | : Serial Clock Input/Output | | |

2.1 Absolute Maximum Ratings

Absolute Maximum Ratings (TA = 25°C)

(1/3)

| Parameter | Symbols | Conditions | Ratings | Unit |
|-------------------------|---------|---|---|------|
| Supply voltage | VDD | | -0.5 to + 6.5 | V |
| | UVBUS | | -0.5 to + 6.5 | V |
| | AVDD | AVDD ≤ VDD | -0.5 to + 4.6 | V |
| REGC pin input voltage | VIREGC | REGC | -0.3 to + 2.8 and -0.3 to VDD + 0.3 Note 1 | V |
| UREGC pin input voltage | VIUREGC | UREGC | -0.3 to UVBUS + 0.3 Note 2 | V |
| Input voltage | Vi1 | P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P46, P50 to P57, P70 to P77, P80 to P83, P125 to P127, P137, P140 to P143, EXCLK, EXCLKS, RESET | -0.3 to VDD + 0.3 Note 3 | V |
| | Vi2 | P60, P61 (N-ch open-drain) | -0.3 to + 6.5 | V |
| | Vi3 | UDP, UDM | -0.3 to + 6.5 | V |
| | Vi4 | P150 to P156 | -0.3 to AVDD + 0.3 Note 4 | V |
| Output voltage | Vo1 | P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P46, P50 to P57, P60, P61, P70 to P77, P80 to P83, P125 to P127, P130, P140 to P143 | -0.3 to VDD + 0.3 Note 3 | V |
| | Vo2 | P150 to P156 | -0.3 to AVDD + 0.3 Note 3 | V |
| | Vo3 | UDP, UDM | -0.3 to + 3.8 | V |
| Analog input voltage | VAi1 | ANI16 to ANI21 | -0.3 to VDD + 0.3 and AVREF(+) + 0.3 Notes 3, 5 | V |
| | VAi2 | ANI0 to ANI6 | -0.3 to AVDD + 0.3 and AVREF(+) + 0.3 Notes 3, 5 | V |

Note 1. Connect the REGC pin to Vss via a capacitor (0.47 to 1 μF). This value regulates the absolute maximum rating of the REGC pin. Do not use this pin with voltage applied to it.

Note 2. Connect the UREGC pin to Vss via a capacitor (0.33 μF). This value regulates the absolute maximum rating of the UREGC pin. Do not use this pin with voltage applied to it.

Note 3. Must be 6.5 V or lower.

Note 4. Must be 4.6 V or lower.

Note 5. Do not exceed AVREF(+) + 0.3 V in case of A/D conversion target pin.

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Remark 1. Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

Remark 2. AVREF(+): + side reference voltage of the A/D converter.

Remark 3. Vss: Reference voltage

(TA = -40 to +85°C, 1.6 V ≤ AVDD = VDD ≤ 3.6 V, VSS = 0 V)

| Items | Symbol | Conditions | MIN. | TYP. | MAX. | Unit | |
|----------------------|--------|--|-------------------------------------|------------|------|------|---|
| Output voltage, high | VOH1 | P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P46, P50 to P57, P70 to P77, P80 to P83, P125 to P127, P130, P140 to P143 | 2.7 V ≤ VDD ≤ 3.6 V, IOH1 = -2.0 mA | VDD - 0.6 | | | V |
| | | | 1.8 V ≤ VDD ≤ 3.6 V, IOH1 = -1.5 mA | VDD - 0.5 | | | V |
| | | | 1.6 V ≤ VDD < 3.6 V, IOH1 = -1.0 mA | VDD - 0.5 | | | V |
| | VOH2 | P150 to P156 | 1.6 V ≤ VDD ≤ 3.6 V, IOH2 = -100 μA | AVDD - 0.5 | | | V |
| Output voltage, low | VOL1 | P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P46, P50 to P57, P70 to P77, P80 to P83, P125 to P127, P130, P140 to P143 | 2.7 V ≤ VDD ≤ 3.6 V, IOL1 = 3.0 mA | | | 0.6 | V |
| | | | 2.7 V ≤ VDD ≤ 3.6 V, IOL1 = 1.5 mA | | | 0.4 | V |
| | | | 1.8 V ≤ VDD ≤ 3.6 V, IOL1 = 0.6 mA | | | 0.4 | V |
| | | | 1.6 V ≤ VDD < 1.8 V, IOL1 = 0.3 mA | | | 0.4 | V |
| | VOL2 | P150 to P156 | 1.6 V ≤ VDD ≤ 3.6 V, IOL2 = 400 μA | | | 0.4 | V |
| | VOL3 | P60, P61 | 2.7 V ≤ VDD ≤ 3.6 V, IOL3 = 3.0 mA | | | 0.4 | V |
| | | | 1.8 V ≤ VDD ≤ 3.6 V, IOL3 = 2.0 mA | | | 0.4 | V |
| | | | 1.6 V ≤ VDD ≤ 1.8 V, IOL3 = 1.0 mA | | | 0.4 | V |

Caution P00 to P02, P10 to P12, P24 to P26, P33 to P35, and P42 to P44 do not output high level in N-ch open-drain mode.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

(TA = -40 to +85°C, 1.6 V ≤ AVDD = VDD ≤ 3.6 V, VSS = 0 V)

| Items | Symbol | Conditions | MIN. | TYP. | MAX. | Unit | | |
|-----------------------------|--------------|---|----------|---------------------------------------|------|------|-----|----|
| Input leakage current, high | LIH1 | P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P46, P50 to P57, P60, P61, P70 to P77, P80 to P83, P125 to P127, P137, P140 to P143, $\overline{\text{RESET}}$ | Vi = VDD | | 1 | μA | | |
| | LIH2 | P20, P21, P140 to P143 | Vi = VDD | | 1 | μA | | |
| | LIH3 | P121 to P124 (X1, X2, EXCLK, XT1, XT2, EXCLKS) | Vi = VDD | In input port or external clock input | | 1 | μA | |
| | | | | In resonator connection | | 10 | μA | |
| LIH4 | P150 to P156 | Vi = AVDD | | 1 | μA | | | |
| Input leakage current, low | LIIL1 | P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P46, P50 to P57, P60, P61, P70 to P77, P80 to P83, P125 to P127, P137, P140 to P143, $\overline{\text{RESET}}$ | Vi = VSS | | -1 | μA | | |
| | LIIL2 | P20, P21, P140 to P143 | Vi = VSS | | -1 | μA | | |
| | LIIL3 | P121 to P124 (X1, X2, EXCLK, XT1, XT2, EXCLKS) | Vi = VSS | In input port or external clock input | | -1 | μA | |
| | | | | In resonator connection | | -10 | μA | |
| LIIL4 | P150 to P156 | Vi = AVSS | | -1 | μA | | | |
| On-chip pull-up resistance | RU1 | P00 to P07, P10 to P17, P20 to P27, P30 to P37, P50 to P57, P70 to P77, P140 to P143, P125 to P127 | Vi = VSS | 2.4 V ≤ VDD ≤ 3.6 V | 10 | 20 | 100 | kΩ |
| | | | | 1.6 V ≤ VDD ≤ 2.4 V | 10 | 30 | 100 | |
| | RU2 | P40 to P46, P80 to P83 | Vi = VSS | | 10 | 20 | 100 | kΩ |

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

2.3.2 Supply current characteristics

(TA = -40 to +85°C, 1.6 V ≤ VDD ≤ 3.6 V, VSS = 0 V)

(1/2)

| Parameter | Symbol | Conditions | | | | MIN. | TYP. | MAX. | Unit | | |
|---|---|---|--|--|----------------------|----------------------|----------------------|------|------|----|-----|
| Supply current ^{Note 1} | IDD1 | Operating mode | HS (high-speed main) mode ^{Note 5} | fHOCO = 48 MHz ^{Note 3} , fIH = 24 MHz ^{Note 3} | Basic operation | VDD = 3.6 V | | 2.2 | 2.8 | mA | |
| | | | | | | VDD = 3.0 V | | 2.2 | 2.8 | | |
| | | | | Normal operation | VDD = 3.6 V | | 4.4 | 8.5 | | | |
| | | | | | VDD = 3.0 V | | 4.4 | 8.5 | | | |
| | | | | Basic operation | VDD = 3.6 V | | 2.0 | 2.6 | | | |
| | | | | | VDD = 3.0 V | | 2.0 | 2.6 | | | |
| | | | Normal operation | VDD = 3.6 V | | 4.2 | 6.8 | | | | |
| | | | | VDD = 3.0 V | | 4.2 | 6.8 | | | | |
| | | | Normal operation | VDD = 3.6 V | | 3.1 | 4.9 | | | | |
| | | | | VDD = 3.0 V | | 3.1 | 4.9 | | | | |
| | | | LS (low-speed main) mode ^{Note 5} | fHOCO = 8 MHz ^{Note 3} , fIH = 8 MHz ^{Note 3} | Normal operation | VDD = 3.0 V | | 1.4 | 2.2 | mA | |
| | | | | | | VDD = 2.0 V | | 1.4 | 2.2 | | |
| | | LV (low-voltage main) mode ^{Note 5} | fHOCO = 4 MHz ^{Note 3} , fIH = 4 MHz ^{Note 3} | Normal operation | VDD = 3.0 V | | 1.3 | 1.8 | mA | | |
| | | | | | VDD = 2.0 V | | 1.3 | 1.8 | | | |
| | | HS (high-speed main) mode ^{Note 5} | | Normal operation | Square wave input | VDD = 3.6 V | | 3.5 | 5.5 | mA | |
| | | | | | | Resonator connection | | 3.6 | 5.7 | | |
| | | | | | Normal operation | Square wave input | VDD = 3.0 V | | 3.5 | | 5.5 |
| | | | | | | | Resonator connection | | 3.6 | | 5.7 |
| | | | | | Normal operation | Square wave input | VDD = 3.6 V | | 2.9 | | 4.5 |
| | | | | | | | Resonator connection | | 3.1 | | 4.6 |
| | | | | Normal operation | Square wave input | VDD = 3.0 V | | 2.9 | 4.5 | | |
| | | | | | | Resonator connection | | 3.1 | 4.6 | | |
| | | | | Normal operation | Square wave input | VDD = 3.6 V | | 2.1 | 3.2 | | |
| | | | | | | Resonator connection | | 2.2 | 3.2 | | |
| | | | | Normal operation | Square wave input | VDD = 3.0 V | | 2.1 | 3.2 | | |
| | | | | | | Resonator connection | | 2.2 | 3.2 | | |
| | | LS (low-speed main) mode ^{Note 5} | fMX = 8 MHz ^{Note 2} , VDD = 3.6 V | Normal operation | Square wave input | | 1.2 | 2.0 | mA | | |
| | | | | | Resonator connection | | 1.3 | 2.0 | | | |
| Normal operation | Square wave input | | | | 1.2 | 2.1 | | | | | |
| | Resonator connection | | | | 1.3 | 2.2 | | | | | |
| HS (High-speed main) mode (PLL operation) | fPLL = 48 MHz, fCLK = 24 MHz ^{Note 2} | Normal operation | VDD = 3.6 V | | 4.7 | 7.5 | mA | | | | |
| | | | VDD = 3.0 V | | 4.7 | 7.5 | | | | | |
| | | Normal operation | VDD = 3.6 V | | 3.1 | 5.1 | | | | | |
| | | | VDD = 3.0 V | | 3.1 | 5.1 | | | | | |
| | | Normal operation | VDD = 3.6 V | | 2.3 | 3.9 | | | | | |
| | | | VDD = 3.0 V | | 2.3 | 3.9 | | | | | |
| Subsystem clock operation | fSUB = 32.768 kHz ^{Note 4} TA = -40°C | Normal operation | Square wave input | | 4.6 | 6.9 | μA | | | | |
| | | | Resonator connection | | 4.7 | 6.9 | | | | | |
| | Normal operation | fSUB = 32.768 kHz ^{Note 4} TA = +25°C | Square wave input | | 4.9 | 7.0 | | | | | |
| | | | Resonator connection | | 5.0 | 7.2 | | | | | |
| | Normal operation | fSUB = 32.768 kHz ^{Note 4} TA = +50°C | Square wave input | | 5.2 | 7.6 | | | | | |
| | | | Resonator connection | | 5.2 | 7.7 | | | | | |
| | Normal operation | fSUB = 32.768 kHz ^{Note 4} TA = +70°C | Square wave input | | 5.5 | 9.3 | | | | | |
| | | | Resonator connection | | 5.6 | 9.4 | | | | | |
| | Normal operation | fSUB = 32.768 kHz ^{Note 4} TA = +85°C | Square wave input | | 6.2 | 13.3 | | | | | |
| | | | Resonator connection | | 6.2 | 13.4 | | | | | |

(Notes and Remarks are listed on the next page.)

(TA = -40 to +85°C, 1.6 V ≤ VDD ≤ 3.6 V, VSS = 0 V)

(2/2)

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit | | | |
|--------------------------------------|----------------------|---|--------------------------------------|--|----------------------|------|------|------|----|
| Supply current Note 1 | IDD2 Note 2 | HALT mode | HS (high-speed main) mode Note 7 | fHOCO = 48 MHz Note 4, fIH = 24 MHz Note 4 | VDD = 3.6 V | | 0.77 | 2.70 | mA |
| | | | | | VDD = 3.0 V | | 0.77 | 2.70 | |
| | | | | fHOCO = 24 MHz Note 4, fIH = 24 MHz Note 4 | VDD = 3.6 V | | 0.55 | 1.91 | |
| | | | | | VDD = 3.0 V | | 0.55 | 1.90 | |
| | | | | fHOCO = 16 MHz Note 4, fIH = 16 MHz Note 4 | VDD = 3.6 V | | 0.48 | 1.41 | |
| | | | | | VDD = 3.0 V | | 0.47 | 1.41 | |
| | | | LS (low-speed main) mode Note 7 | fHOCO = 8 MHz Note 4, fIH = 8 MHz Note 4 | VDD = 3.0 V | | 300 | 770 | μA |
| | | | | VDD = 2.0 V | | 300 | 770 | | |
| | | | LV (low-voltage main) mode Note 7 | fHOCO = 4 MHz Note 4, fIH = 4 MHz Note 4 | VDD = 3.0 V | | 440 | 770 | μA |
| | | | | VDD = 2.0 V | | 440 | 770 | | |
| | | | HS (high-speed main) mode Note 7 | fMX = 20 MHz Note 3, VDD = 3.6 V | Square wave input | | 0.35 | 1.63 | mA |
| | | | | | Resonator connection | | 0.51 | 1.68 | |
| | | Square wave input | | | | 0.34 | 1.63 | | |
| | | Resonator connection | | | | 0.51 | 1.68 | | |
| | | fMX = 16 MHz Note 3, VDD = 3.6 V | | | Square wave input | | 0.30 | 1.22 | |
| | | Resonator connection | | | | 0.45 | 1.39 | | |
| | | fMX = 16 MHz Note 3, VDD = 3.0 V | | Square wave input | | 0.29 | 1.20 | | |
| | | | | Resonator connection | | 0.45 | 1.38 | | |
| | | | | fMX = 10 MHz Note 3, VDD = 3.6 V | Square wave input | | 0.23 | 0.82 | |
| | | | | Resonator connection | | 0.30 | 0.90 | | |
| | | | | fMX = 10 MHz Note 3, VDD = 3.0 V | Square wave input | | 0.22 | 0.81 | |
| | | | | Resonator connection | | 0.30 | 0.89 | | |
| | | LS (low-speed main) mode Note 7 | fMX = 8 MHz Note 3, VDD = 3.0 V | Square wave input | | 120 | 510 | μA | |
| | | | | Resonator connection | | 170 | 560 | | |
| | | | fMX = 8 MHz Note 3, VDD = 2.0 V | Square wave input | | 130 | 520 | | |
| | | | | Resonator connection | | 170 | 570 | | |
| | | HS (High-speed main) mode (PLL operation) | fMX = 48 MHz, fCLK = 24 MHz Note 3 | VDD = 3.6 V | | 0.99 | 2.89 | mA | |
| | | | | VDD = 3.0 V | | 0.99 | 2.88 | | |
| | | | fMX = 48 MHz, fCLK = 12 MHz Note 3 | VDD = 3.6 V | | 0.89 | 2.48 | | |
| | | | | VDD = 3.0 V | | 0.89 | 2.47 | | |
| | | Subsystem clock operation | fsUB = 32.768 kHz Note 5, TA = -40°C | Square wave input | | 0.32 | 0.61 | μA | |
| | | | | Resonator connection | | 0.51 | 0.80 | | |
| fsUB = 32.768 kHz Note 5, TA = +25°C | Square wave input | | | 0.41 | 0.74 | | | | |
| | Resonator connection | | | 0.62 | 0.91 | | | | |
| fsUB = 32.768 kHz Note 5, TA = +50°C | Square wave input | | | 0.52 | 2.30 | | | | |
| | Resonator connection | | | 0.75 | 2.49 | | | | |
| fsUB = 32.768 kHz Note 5, TA = +70°C | Square wave input | | | 0.82 | 4.03 | | | | |
| | Resonator connection | | | 1.08 | 4.22 | | | | |
| fsUB = 32.768 kHz Note 5, TA = +85°C | Square wave input | | | 1.38 | 8.04 | | | | |
| | Resonator connection | | | 1.62 | 8.23 | | | | |
| IDD3 Note 6 | STOP mode Note 8 | TA = -40°C | | 0.18 | 0.52 | μA | | | |
| | | TA = +25°C | | 0.25 | 0.52 | | | | |
| | | TA = +50°C | | 0.34 | 2.21 | | | | |
| | | TA = +70°C | | 0.64 | 3.94 | | | | |
| | | TA = +85°C | | 1.18 | 7.95 | | | | |


(Notes and Remarks are listed on the next page.)

(TA = -40 to +85°C, 1.6 V ≤ AVDD = VDD ≤ 3.6 V, VSS = 0 V)


(2/2)

| Items | Symbol | Conditions | | MIN. | TYP. | MAX. | Unit |
|---|---------------------------------------|---------------------------------|---------------------------------|---------------------------------|------|------|------------------|
| TO00 to TO07, TKBO00, TKBO01, TKBO10, TKBO11, TKBO20, TKBO21 output frequency | f _{TO} | HS (high-speed main) mode | 2.7 V ≤ V _{DD} ≤ 3.6 V | | | 8 | MHz |
| | | | 2.4 V ≤ V _{DD} < 2.7 V | | | 8 | MHz |
| | | LS (low-speed main) mode | 1.8 V ≤ V _{DD} ≤ 3.6 V | | | 4 | MHz |
| | | | LV (low-voltage main) mode | 1.6 V ≤ V _{DD} ≤ 3.6 V | | | 2 |
| PCLBUZ0, PCLBUZ1 output frequency | f _{PCL} | HS (high-speed main) mode | 2.7 V ≤ V _{DD} ≤ 3.6 V | | | 8 | MHz |
| | | | 2.4 V ≤ V _{DD} < 2.7 V | | | 8 | MHz |
| | | LS (low-speed main) mode | 1.8 V ≤ V _{DD} ≤ 3.6 V | | | 4 | MHz |
| | | | LV (low-voltage main) mode | 1.8 V ≤ V _{DD} ≤ 3.6 V | | | 2 |
| Interrupt input high-level width, low-level width | t _{INTH} , t _{INTL} | INTP0 to INTP7 | 1.6 V ≤ V _{DD} ≤ 3.6 V | 1 | | | μs |
| Key interrupt input low-level width | t _{KR} | 1.8 V ≤ V _{DD} ≤ 3.6 V | | 250 | | | ns |
| | | 1.6 V ≤ V _{DD} < 1.8 V | | 1 | | | μs |
| TMKB2 forced output stop input high-level width | t _{HR} | INTP0 to INTP7 | f _{CLK} > 16 MHz | 125 | | | ns |
| | | | f _{CLK} ≤ 16 MHz | 2 | | | f _{CLK} |
| $\overline{\text{RESET}}$ low-level width | t _{RSL} | | | 10 | | | μs |

Simplified I²C mode connection diagram (during communication at different potential)



Simplified I²C mode serial transfer timing (during communication at different potential)



- Remark 1.** R_b[Ω]: Communication line (SDAr, SCLr) pull-up resistance, C_b[F]: Communication line (SDAr, SCLr) load capacitance, V_b[V]: Communication line voltage
- Remark 2.** r: IIC number (r = 00, 10, 20, 30), g: PIM, POM number (g = 0 to 3)
- Remark 3.** f_{MCK}: Serial array unit operation clock frequency
(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number (m = 0, 1), n: Channel number (n = 0, 2), mn = 00, 02, 10, 12)

(3) BC option standard

(TA = -40 to +85°C, 4.35 V ≤ UVBus ≤ 5.25 V, 2.4 V ≤ VDD ≤ 3.6 V, VSS = 0 V, HS (High-speed main) mode only)

| Parameter | | | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
|--|-----------------------------|------|----------|------------|------|--------|------|--------|
| UDP/UDM input reference voltage (UVBus divider ratio) (Function) | VDSELi [3: 0] (i = 0, 1) | 0000 | VDDDET0 | | 27 | 32 | 37 | %UVBUS |
| | | 0001 | VDDDET1 | | 29 | 34 | 39 | %UVBUS |
| | | 0010 | VDDDET2 | | 32 | 37 | 42 | %UVBUS |
| | | 0011 | VDDDET3 | | 35 | 40 | 45 | %UVBUS |
| | | 0100 | VDDDET4 | | 38 | 43 | 48 | %UVBUS |
| | | 0101 | VDDDET5 | | 41 | 46 | 51 | %UVBUS |
| | | 0110 | VDDDET6 | | 44 | 49 | 54 | %UVBUS |
| | | 0111 | VDDDET7 | | 47 | 52 | 57 | %UVBUS |
| | | 1000 | VDDDET8 | | 51 | 56 | 61 | %UVBUS |
| | | 1001 | VDDDET9 | | 55 | 60 | 65 | %UVBUS |
| | | 1010 | VDDDET10 | | 59 | 64 | 69 | %UVBUS |
| | | 1011 | VDDDET11 | | 63 | 68 | 73 | %UVBUS |
| | | 1100 | VDDDET12 | | 67 | 72 | 73 | %UVBUS |
| | | 1101 | VDDDET13 | | 71 | 76 | 81 | %UVBUS |
| | | 1110 | VDDDET14 | | 75 | 80 | 85 | %UVBUS |
| 1111 | VDDDET15 | | 79 | 84 | 89 | %UVBUS | | |

(2) When reference voltage (+) = AVREFP/ANI0 (ADREFP1 = 0, ADREFP0 = 1), reference voltage (-) = AVREFM/ANI1 (ADREFM = 1), conversion target: ANI2 to ANI6

(TA = -40 to +85°C, 1.6 V ≤ AVREFP ≤ AVDD = VDD ≤ 3.6 V, VSS = 0 V, AVSS = 0 V, Reference voltage (+) = AVREFP, Reference voltage (-) = AVREFM = 0 V)

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
|-------------------------------------|--------|--|-------------------------------|--------|-----------|------|
| Resolution | RES | 2.4 V ≤ AVREFP ≤ AVDD ≤ 3.6 V | 8 | | 12 | bit |
| | | 1.8 V ≤ AVREFP ≤ AVDD ≤ 3.6 V | 8 | | 10 Note 1 | |
| | | 1.6 V ≤ AVREFP ≤ AVDD ≤ 3.6 V | 8 Note 2 | | | |
| Overall error Note 3 | AINL | 12-bit resolution | 2.4 V ≤ AVREFP ≤ AVDD ≤ 3.6 V | | ±6.0 | LSB |
| | | 10-bit resolution | 1.8 V ≤ AVREFP ≤ AVDD ≤ 3.6 V | | ±5.0 | |
| | | 8-bit resolution | 1.6 V ≤ AVREFP ≤ AVDD ≤ 3.6 V | | ±2.5 | |
| Conversion time | tCONV | ADTYP = 0, 12-bit resolution | 2.4 V ≤ AVREFP ≤ AVDD ≤ 3.6 V | 3.375 | | μs |
| | | ADTYP = 0, 10-bit resolution Note 1 | 1.8 V ≤ AVREFP ≤ AVDD ≤ 3.6 V | 6.75 | | |
| | | ADTYP = 0, 8-bit resolution Note 2 | 1.6 V ≤ AVREFP ≤ AVDD ≤ 3.6 V | 13.5 | | |
| | | ADTYP = 1, 8-bit resolution | 2.4 V ≤ AVREFP ≤ AVDD ≤ 3.6 V | 2.5625 | | |
| | | | 1.8 V ≤ AVREFP ≤ AVDD ≤ 3.6 V | 5.125 | | |
| 1.6 V ≤ AVREFP ≤ AVDD ≤ 3.6 V | 10.25 | | | | | |
| Zero-scale error Note 3 | Ezs | 12-bit resolution | 2.4 V ≤ AVREFP ≤ AVDD ≤ 3.6 V | | ±4.5 | LSB |
| | | 10-bit resolution | 1.8 V ≤ AVREFP ≤ AVDD ≤ 3.6 V | | ±4.5 | |
| | | 8-bit resolution | 1.6 V ≤ AVREFP ≤ AVDD ≤ 3.6 V | | ±2.0 | |
| Full-scale error Note 3 | EFS | 12-bit resolution | 2.4 V ≤ AVREFP ≤ AVDD ≤ 3.6 V | | ±4.5 | LSB |
| | | 10-bit resolution | 1.8 V ≤ AVREFP ≤ AVDD ≤ 3.6 V | | ±4.5 | |
| | | 8-bit resolution | 1.6 V ≤ AVREFP ≤ AVDD ≤ 3.6 V | | ±2.0 | |
| Integral linearity error Note 3 | ILE | 12-bit resolution | 2.4 V ≤ AVREFP ≤ AVDD ≤ 3.6 V | | ±2.0 | LSB |
| | | 10-bit resolution | 1.8 V ≤ AVREFP ≤ AVDD ≤ 3.6 V | | ±1.5 | |
| | | 8-bit resolution | 1.6 V ≤ AVREFP ≤ AVDD ≤ 3.6 V | | ±1.0 | |
| Differential linearity error Note 3 | DLE | 12-bit resolution | 2.4 V ≤ AVREFP ≤ AVDD ≤ 3.6 V | | ±1.5 | LSB |
| | | 10-bit resolution | 1.8 V ≤ AVREFP ≤ AVDD ≤ 3.6 V | | ±1.5 | |
| | | 8-bit resolution | 1.6 V ≤ AVREFP ≤ AVDD ≤ 3.6 V | | ±1.0 | |
| Analog input voltage | VAIN | | 0 | | AVREFP | V |

Note 1. Cannot be used for lower 2 bit of ADCR register

Note 2. Cannot be used for lower 4 bit of ADCR register

Note 3. Excludes quantization error (±1/2 LSB).

Caution Always use AVDD pin with the same potential as the VDD pin.

- (4) When reference voltage (+) = AVREFP/ANI0 (ADREFP1 = 0, ADREFP0 = 1), reference voltage (-) = AVREFM/ANI1 (ADREFM = 1), conversion target: ANI16 to ANI21, internal reference voltage, temperature sensor output voltage

(TA = -40 to +85°C, 1.6 V ≤ VDD ≤ 3.6 V, 1.6 V ≤ AVREFP ≤ AVDD = VDD ≤ 3.6 V, VSS = 0 V, AVSS = 0 V,

Reference voltage (+) = AVREFP, Reference voltage (-) = AVREFM = 0 V)

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
|-------------------------------------|--------|---|-------------------------------|--------|-----------|------|
| Resolution | RES | 2.4 V ≤ AVREFP ≤ AVDD ≤ 3.6 V | 8 | | 12 | bit |
| | | 1.8 V ≤ AVREFP ≤ AVDD ≤ 3.6 V | 8 | | 10 Note 1 | |
| | | 1.6 V ≤ AVREFP ≤ AVDD ≤ 3.6 V | 8 Note 2 | | | |
| Overall error Note 3 | AINL | 12-bit resolution | 2.4 V ≤ AVREFP ≤ AVDD ≤ 3.6 V | | ±7.0 | LSB |
| | | 10-bit resolution | 1.8 V ≤ AVREFP ≤ AVDD ≤ 3.6 V | | ±5.5 | |
| | | 8-bit resolution | 1.6 V ≤ AVREFP ≤ AVDD ≤ 3.6 V | | ±3.0 | |
| Conversion time | tCONV | ADTYP = 0, 12-bit resolution | 2.4 V ≤ AVREFP ≤ AVDD ≤ 3.6 V | 4.125 | | μs |
| | | ADTYP = 0, 10-bit resolution Note 1 | 1.8 V ≤ AVREFP ≤ AVDD ≤ 3.6 V | 9.5 | | |
| | | ADTYP = 0, 8-bit resolution Note 2 | 1.6 V ≤ AVREFP ≤ AVDD ≤ 3.6 V | 57.5 | | |
| | | ADTYP = 1, 8-bit resolution | 2.4 V ≤ AVREFP ≤ AVDD ≤ 3.6 V | 3.3125 | | |
| | | | 1.8 V ≤ AVREFP ≤ AVDD ≤ 3.6 V | 7.875 | | |
| Zero-scale error Note 3 | EZS | 12-bit resolution | 2.4 V ≤ AVREFP ≤ AVDD ≤ 3.6 V | | ±5.0 | LSB |
| | | 10-bit resolution | 1.8 V ≤ AVREFP ≤ AVDD ≤ 3.6 V | | ±5.0 | |
| | | 8-bit resolution | 1.6 V ≤ AVREFP ≤ AVDD ≤ 3.6 V | | ±2.5 | |
| Full-scale error Note 3 | EFS | 12-bit resolution | 2.4 V ≤ AVREFP ≤ AVDD ≤ 3.6 V | | ±5.0 | LSB |
| | | 10-bit resolution | 1.8 V ≤ AVREFP ≤ AVDD ≤ 3.6 V | | ±5.0 | |
| | | 8-bit resolution | 1.6 V ≤ AVREFP ≤ AVDD ≤ 3.6 V | | ±2.5 | |
| Integral linearity error Note 3 | ILE | 12-bit resolution | 2.4 V ≤ AVREFP ≤ AVDD ≤ 3.6 V | | ±3.0 | LSB |
| | | 10-bit resolution | 1.8 V ≤ AVREFP ≤ AVDD ≤ 3.6 V | | ±2.0 | |
| | | 8-bit resolution | 1.6 V ≤ AVREFP ≤ AVDD ≤ 3.6 V | | ±1.5 | |
| Differential linearity error Note 3 | DLE | 12-bit resolution | 2.4 V ≤ AVREFP ≤ AVDD ≤ 3.6 V | | ±2.0 | LSB |
| | | 10-bit resolution | 1.8 V ≤ AVREFP ≤ AVDD ≤ 3.6 V | | ±2.0 | |
| | | 8-bit resolution | 1.6 V ≤ AVREFP ≤ AVDD ≤ 3.6 V | | ±1.5 | |
| Analog input voltage | VAIN | | 0 | | AVREFP | V |
| | | Internal reference voltage (2.4 V ≤ VDD ≤ 3.6 V, HS (high-speed main) mode) | VBGR Note 4 | | | |
| | | Temperature sensor output voltage (2.4 V ≤ VDD ≤ 3.6 V, HS (high-speed main) mode) | VTMP25 Note 4 | | | |

Note 1. Cannot be used for lower 2 bits of ADCR register

Note 2. Cannot be used for lower 4 bits of ADCR register

Note 3. Excludes quantization error (±1/2 LSB).

Note 4. Refer to 2.6.2 Temperature sensor, internal reference voltage output characteristics.

Caution Always use AVDD pin with the same potential as the VDD pin.

(5) When reference voltage (+) = AVDD (ADREFP1 = 0, ADREFP0 = 0), reference voltage (-) = AVSS (ADREFM = 0), conversion target: ANI16 to ANI21, internal reference voltage, temperature sensor output voltage

(TA = -40 to +85°C, 1.6 V ≤ VDD ≤ 3.6 V, 1.6 V ≤ AVDD = VDD ≤ 3.6 V, VSS = 0 V, AVSS = 0 V, Reference voltage (+) = AVDD, Reference voltage (-) = AVSS = 0 V)

| Parameter | Symbol | Conditions | | MIN. | TYP. | MAX. | Unit |
|-------------------------------------|----------------------|---|----------------------|---------------|------|-----------|------|
| Resolution | RES | | 2.4 V ≤ AVDD ≤ 3.6 V | 8 | | 12 | bit |
| | | | 1.8 V ≤ AVDD ≤ 3.6 V | 8 | | 10 Note 1 | |
| | | | 1.6 V ≤ AVDD ≤ 3.6 V | 8 Note 2 | | | |
| Overall error Note 3 | AINL | 12-bit resolution | 2.4 V ≤ AVDD ≤ 3.6 V | | | ±8.5 | LSB |
| | | 10-bit resolution | 1.8 V ≤ AVDD ≤ 3.6 V | | | ±6.0 | |
| | | 8-bit resolution | 1.6 V ≤ AVDD ≤ 3.6 V | | | ±3.5 | |
| Conversion time | tCONV | ADTYP = 0, 12-bit resolution | 2.4 V ≤ AVDD ≤ 3.6 V | 4.125 | | | μs |
| | | ADTYP = 0, 10-bit resolution Note 1 | 1.8 V ≤ AVDD ≤ 3.6 V | 9.5 | | | |
| | | ADTYP = 0, 8-bit resolution Note 2 | 1.6 V ≤ AVDD ≤ 3.6 V | 57.5 | | | |
| | | ADTYP = 1, 8-bit resolution | 2.4 V ≤ AVDD ≤ 3.6 V | 3.3125 | | | |
| | | | 1.8 V ≤ AVDD ≤ 3.6 V | 7.875 | | | |
| | 1.6 V ≤ AVDD ≤ 3.6 V | 54.25 | | | | | |
| Zero-scale error Note 3 | Ezs | 12-bit resolution | 2.4 V ≤ AVDD ≤ 3.6 V | | | ±8.0 | LSB |
| | | 10-bit resolution | 1.8 V ≤ AVDD ≤ 3.6 V | | | ±5.5 | |
| | | 8-bit resolution | 1.6 V ≤ AVDD ≤ 3.6 V | | | ±3.0 | |
| Full-scale error Note 3 | EFS | 12-bit resolution | 2.4 V ≤ AVDD ≤ 3.6 V | | | ±8.0 | LSB |
| | | 10-bit resolution | 1.8 V ≤ AVDD ≤ 3.6 V | | | ±5.5 | |
| | | 8-bit resolution | 1.6 V ≤ AVDD ≤ 3.6 V | | | ±3.0 | |
| Integral linearity error Note 3 | ILE | 12-bit resolution | 2.4 V ≤ AVDD ≤ 3.6 V | | | ±3.5 | LSB |
| | | 10-bit resolution | 1.8 V ≤ AVDD ≤ 3.6 V | | | ±2.5 | |
| | | 8-bit resolution | 1.6 V ≤ AVDD ≤ 3.6 V | | | ±1.5 | |
| Differential linearity error Note 3 | DLE | 12-bit resolution | 2.4 V ≤ AVDD ≤ 3.6 V | | | ±2.5 | LSB |
| | | 10-bit resolution | 1.8 V ≤ AVDD ≤ 3.6 V | | | ±2.5 | |
| | | 8-bit resolution | 1.6 V ≤ AVDD ≤ 3.6 V | | | ±2.0 | |
| Analog input voltage | VAIN | | | 0 | | AVDD | V |
| | | Internal reference voltage (2.4 V ≤ VDD ≤ 3.6 V, HS (high-speed main) mode) | | VBGR Note 4 | | | |
| | | Temperature sensor output voltage (2.4 V ≤ VDD ≤ 3.6 V, HS (high-speed main) mode) | | VTMP25 Note 4 | | | |

Note 1. Cannot be used for lower 2 bits of ADCR register

Note 2. Cannot be used for lower 4 bits of ADCR register

Note 3. Excludes quantization error (±1/2 LSB).

Note 4. Refer to 2.6.2 Temperature sensor, internal reference voltage output characteristics.

Caution Always use AVDD pin with the same potential as the VDD pin.

(6) When reference voltage (+) = Internal reference voltage (1.45 V) (ADREFP1 = 1, ADREFP0 = 0), reference voltage (-) = AVSS (ADREFM = 0), conversion target: ANI0 to ANI6, ANI16 to ANI21

(TA = -40 to +85°C, 2.4 V ≤ VDD ≤ 3.6 V, 1.6 V ≤ VDD, 1.6 V ≤ AVDD = VDD, VSS = 0 V, AVSS = 0 V, Reference voltage (+) = internal reference voltage, Reference voltage (-) = AVSS = 0 V, HS (high-speed main) mode)

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
|--|----------|-------------------------------------|------|------|------|------|
| Resolution | RES | | 8 | | | bit |
| Conversion time | tCONV | 8-bit resolution | 16 | | | μs |
| Zero-scale error ^{Note} | EZS | 8-bit resolution | | | ±4.0 | LSB |
| Integral linearity error ^{Note} | ILE | 8-bit resolution | | | ±2.0 | LSB |
| Differential linearity error ^{Note} | DLE | 8-bit resolution | | | ±2.5 | LSB |
| Reference voltage (+) | AVREF(+) | = Internal reference voltage (VBGR) | 1.38 | 1.45 | 1.5 | V |
| Analog input voltage | VAIN | | 0 | | VBGR | V |

Note Excludes quantization error (±1/2 LSB).

Caution Always use AVDD pin with the same potential as the VDD pin.

2.6.2 Temperature sensor, internal reference voltage output characteristics

(TA = -40 to +85°C, 2.4 V ≤ VDD ≤ 3.6 V, VSS = 0 V (HS (high-speed main) mode))

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
|-----------------------------------|---------|---|------|------|------|-------|
| Temperature sensor output voltage | VTMPS25 | Setting ADS register = 80H, TA = +25°C | | 1.05 | | V |
| Internal reference voltage | VBGR | Setting ADS register = 81H | 1.38 | 1.45 | 1.5 | V |
| Temperature coefficient | FVTMPS | Temperature sensor output voltage that depends on the temperature | | -3.6 | | mV/°C |
| Operation stabilization wait time | tAMP | | 10 | | | μs |

2.6.3 D/A converter characteristics

(TA = -40 to +85°C, 1.6 V ≤ VDD ≤ 3.6 V, VSS = 0 V)

| Parameter | Symbol | Conditions | | MIN. | TYP. | MAX. | Unit |
|---------------|--------|---------------|---------------------|------|------|------|------|
| Resolution | RES | | | | | 8 | bit |
| Overall error | AINL | Rload = 4 MΩ | 1.8 V ≤ VDD ≤ 3.6 V | | | ±2.5 | LSB |
| | | Rload = 8 MΩ | 1.8 V ≤ VDD ≤ 3.6 V | | | ±2.5 | LSB |
| Settling time | tSET | Cload = 20 pF | 2.7 V ≤ VDD ≤ 3.6 V | | | 3 | μs |
| | | | 1.6 V ≤ VDD < 2.7 V | | | 6 | μs |

2.8.2 Internal voltage boosting method

(1) 1/3 bias method

(TA = -40 to +85°C, 1.8 V ≤ VDD ≤ 3.6 V, VSS = 0 V)

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit | |
|--|---------|---|--------------|-------|-------|------|---|
| LCD output voltage variation range | VL1 | C1 to C4 ^{Note 1} = 0.47 μF ^{Note 2} | VLCD = 04H | 0.90 | 1.00 | 1.08 | V |
| | | | VLCD = 05H | 0.95 | 1.05 | 1.13 | V |
| | | | VLCD = 06H | 1.00 | 1.10 | 1.18 | V |
| | | | VLCD = 07H | 1.05 | 1.15 | 1.23 | V |
| | | | VLCD = 08H | 1.10 | 1.20 | 1.28 | V |
| | | | VLCD = 09H | 1.15 | 1.25 | 1.33 | V |
| | | | VLCD = 0AH | 1.20 | 1.30 | 1.38 | V |
| | | | VLCD = 0BH | 1.25 | 1.35 | 1.43 | V |
| | | | VLCD = 0CH | 1.30 | 1.40 | 1.48 | V |
| | | | VLCD = 0DH | 1.35 | 1.45 | 1.53 | V |
| | | | VLCD = 0EH | 1.40 | 1.50 | 1.58 | V |
| | | | VLCD = 0FH | 1.45 | 1.55 | 1.63 | V |
| | | | VLCD = 10H | 1.50 | 1.60 | 1.68 | V |
| | | | VLCD = 11H | 1.55 | 1.65 | 1.73 | V |
| VLCD = 12H | 1.60 | 1.70 | 1.78 | V | | | |
| VLCD = 13H | 1.65 | 1.75 | 1.83 | V | | | |
| Doubler output voltage | VL2 | C1 to C4 ^{Note 1} = 0.47 μF | 2 VL1 - 0.1 | 2 VL1 | 2 VL1 | V | |
| Tripler output voltage | VL3 | C1 to C4 ^{Note 1} = 0.47 μF | 3 VL1 - 0.15 | 3 VL1 | 3 VL1 | V | |
| Reference voltage setup time ^{Note 2} | tVWAIT1 | | 5 | | | ms | |
| Voltage boost wait time ^{Note 3} | tVWAIT2 | C1 to C4 ^{Note 1} = 0.47 μF | 500 | | | ms | |

Note 1. This is a capacitor that is connected between voltage pins used to drive the LCD.

C1: A capacitor connected between CAPH and CAPL

C2: A capacitor connected between VL1 and GND

C3: A capacitor connected between VL2 and GND

C4: A capacitor connected between VL4 and GND

C1 = C2 = C3 = C4 = 0.47 μF±30%

Note 2. This is the time required to wait from when the reference voltage is specified by using the VLCD register (or when the internal voltage boosting method is selected (by setting the MDSET1 and MDSET0 bits of the LCDM0 register to 01B) if the default value reference voltage is used) until voltage boosting starts (VLCON = 1).


Note 3. This is the wait time from when voltage boosting is started (VLCON = 1) until display is enabled (LCDON = 1).

2.12 Timing of Entry to Flash Memory Programming Modes

(TA = -40 to +85°C, 1.8 V ≤ VDD ≤ 3.6 V, VSS = 0 V)

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
|---|---------|--|------|------|------|------|
| How long from when an external reset ends until the initial communication settings are specified | tsUINIT | POR and LVD reset must end before the external reset ends. | | | 100 | ms |
| How long from when the TOOL0 pin is placed at the low level until an external reset ends | tsu | POR and LVD reset must end before the external reset ends. | 10 | | | μs |
| Time to hold the TOOL0 pin at the low level after an external reset is released (excluding the processing time of the firmware to control the flash memory) | tHD | POR and LVD reset must end before the external reset ends. | 1 | | | ms |

<R>



<1> The low level is input to the TOOL0 pin.

<2> The external reset ends (POR and LVD reset must end before the external reset ends.).

<3> The TOOL0 pin is set to the high level.

<4> Setting of the flash memory programming mode by UART reception and complete the baud rate setting.

Remark tsUINIT: The segment shows that it is necessary to finish specifying the initial communication settings within 100 ms from when the resets end.

tsu: How long from when the TOOL0 pin is placed at the low level until a external reset ends


tHD: How long to keep the TOOL0 pin at the low level from when the external and internal resets end (except soft processing time)

(TA = -40 to +105°C, 2.4 V ≤ VDD ≤ 3.6 V, VSS = 0 V)


| Parameter | Symbol | Conditions | | | MIN. | TYP. | MAX. | Unit |
|--|---------------------|---|---|--------------------------|---|------|-------|------|
| Low-speed on-chip oscillator operating current | IFIL Note 1 | | | | | 0.20 | | μA |
| RTC2 operating current | IRTC Notes 1, 3 | | | | | 0.02 | | μA |
| 12-bit interval timer operating current | ITMKA Notes 1, 2, 4 | | | | | 0.02 | | μA |
| Watchdog timer operating current | IWDT Notes 1, 2, 5 | fIL = 15 kHz | | | | 0.22 | | μA |
| A/D converter operating current | IADC Notes 6, 7 | AVDD = 3.0 V, when conversion at maximum speed | | | | 422 | 720 | μA |
| AVREF (+) current | IAVREF Note 8 | AVDD = 3.0 V, ADREFP1 = 0, ADREFP0 = 0 Note 7 | | | | 14.0 | 25.0 | μA |
| | | AVREFP = 3.0 V, ADREFP1 = 0, ADREFP0 = 1 Note 10 | | | | 14.0 | 25.0 | |
| | | ADREFP1 = 1, ADREFP0 = 0 Note 1 | | | | 14.0 | 25.0 | |
| A/D converter reference voltage current | IADREF Notes 1, 9 | VDD = 3.0 V | | | | 75.0 | | μA |
| Temperature sensor operating current | ITMPS Note 1 | | | | | 78 | | μA |
| D/A converter operating current | IDAC Notes 1, 11 | Per D/A converter channel | | | | 0.53 | 1.5 | mA |
| Comparator operating current | ICMP Notes 1, 12 | VDD = 3.6 V, Regulator output voltage = 2.1 V | Window mode | | | 12.5 | | μA |
| | | | Comparator high-speed mode | | | 4.5 | | μA |
| | | | Comparator low-speed mode | | | 1.2 | | μA |
| LVD operating current | ILVD Notes 1, 13 | | | | | 0.06 | | μA |
| Self-programming operating current | IFSP Notes 1, 14 | | | | | 2.50 | 12.20 | mA |
| BGO operating current | IBGO Notes 1, 15 | | | | | 1.68 | 12.20 | mA |
| SNOOZE operating current | ISNOZ Note 1 | ADC operation | The mode is performed Note 16 | | | 0.34 | 1.10 | mA |
| | | | The A/D conversion operations are performed, Low voltage mode, AVREFP = VDD = 3.0 V | | | 0.53 | 2.04 | |
| | | CSI/UART operation | | | 0.70 | 1.54 | mA | |
| LCD operating current | ILCD1 Notes 17, 18 | External resistance division method | fLCD = fSUB LCD clock = 128 Hz | 1/3 bias 4-time slice | VDD = 3.6 V, LV4 = 3.6 V | | 0.14 | μA |
| | ILCD2 Note 17 | Internal voltage boosting method | fLCD = fSUB LCD clock = 128 Hz | 1/3 bias 4-time slice | VDD = 3.0 V, LV4 = 3.0 V (VLCD = 04H) | | 0.61 | μA |
| | ILCD3 Note 17 | Capacitor split method | fLCD = fSUB LCD clock = 128 Hz | 1/3 bias 4-time slice | VDD = 3.0 V, LV4 = 3.0 V | | 0.12 | μA |
| USB current Note 19 | IUSB Note 20 | Operating current during USB communication | | | | 4.88 | | mA |
| | IUSB Note 21 | Operating current in the USB suspended state | | | | 0.04 | | mA |

(Notes and Remarks are listed on the next page.)


Key Interrupt Input Timing



Timer KB2 Input Timing



$\overline{\text{RESET}}$ Input Timing



3.8.2 Internal voltage boosting method

(1) 1/3 bias method

(TA = -40 to +105°C, 2.4 V ≤ VDD ≤ 3.6 V, VSS = 0 V)

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit | |
|--|---------|---|--------------|-------|-------|------|---|
| LCD output voltage variation range | VL1 | C1 to C4 ^{Note 1} = 0.47 μF ^{Note 2} | VLCD = 04H | 0.90 | 1.00 | 1.08 | V |
| | | | VLCD = 05H | 0.95 | 1.05 | 1.13 | V |
| | | | VLCD = 06H | 1.00 | 1.10 | 1.18 | V |
| | | | VLCD = 07H | 1.05 | 1.15 | 1.23 | V |
| | | | VLCD = 08H | 1.10 | 1.20 | 1.28 | V |
| | | | VLCD = 09H | 1.15 | 1.25 | 1.33 | V |
| | | | VLCD = 0AH | 1.20 | 1.30 | 1.38 | V |
| | | | VLCD = 0BH | 1.25 | 1.35 | 1.43 | V |
| | | | VLCD = 0CH | 1.30 | 1.40 | 1.48 | V |
| | | | VLCD = 0DH | 1.35 | 1.45 | 1.53 | V |
| | | | VLCD = 0EH | 1.40 | 1.50 | 1.58 | V |
| | | | VLCD = 0FH | 1.45 | 1.55 | 1.63 | V |
| | | | VLCD = 10H | 1.50 | 1.60 | 1.68 | V |
| | | | VLCD = 11H | 1.55 | 1.65 | 1.73 | V |
| VLCD = 12H | 1.60 | 1.70 | 1.78 | V | | | |
| VLCD = 13H | 1.65 | 1.75 | 1.83 | V | | | |
| Doubler output voltage | VL2 | C1 to C4 ^{Note 1} = 0.47 μF | 2 VL1 - 0.1 | 2 VL1 | 2 VL1 | V | |
| Tripler output voltage | VL3 | C1 to C4 ^{Note 1} = 0.47 μF | 3 VL1 - 0.15 | 3 VL1 | 3 VL1 | V | |
| Reference voltage setup time ^{Note 2} | tVWAIT1 | | 5 | | | ms | |
| Voltage boost wait time ^{Note 3} | tVWAIT2 | C1 to C4 ^{Note 1} = 0.47 μF | 500 | | | ms | |

Note 1. This is a capacitor that is connected between voltage pins used to drive the LCD.

C1: A capacitor connected between CAPH and CAPL

C2: A capacitor connected between VL1 and GND

C3: A capacitor connected between VL2 and GND

C4: A capacitor connected between VL4 and GND

C1 = C2 = C3 = C4 = 0.47 μF ± 30%


Note 2. This is the time required to wait from when the reference voltage is specified by using the VLCD register (or when the internal voltage boosting method is selected (by setting the MDSET1 and MDSET0 bits of the LCDM0 register to 01B) if the default value reference voltage is used) until voltage boosting starts (VLCON = 1).

Note 3. This is the wait time from when voltage boosting is started (VLCON = 1) until display is enabled (LCDON = 1).

3.12 Timing of Entry to Flash Memory Programming Modes

(TA = -40 to +105°C, 2.4 V ≤ VDD ≤ 3.6 V, VSS = 0 V)

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
|---|---------|--|------|------|------|------|
| How long from when an external reset ends until the initial communication settings are specified | tsUINIT | POR and LVD reset must end before the external reset ends. | | | 100 | ms |
| How long from when the TOOL0 pin is placed at the low level until an external reset ends | tsu | POR and LVD reset must end before the external reset ends. | 10 | | | μs |
| Time to hold the TOOL0 pin at the low level after an external reset is released (excluding the processing time of the firmware to control the flash memory) | tHD | POR and LVD reset must end before the external reset ends. | 1 | | | ms |



<R>

- <1> The low level is input to the TOOL0 pin.
- <2> The external reset ends (POR and LVD reset must end before the external reset ends.).
- <3> The TOOL0 pin is set to the high level.
- <4> Setting of the flash memory programming mode by UART reception and complete the baud rate setting.

Remark tsUINIT: The segment shows that it is necessary to finish specifying the initial communication settings within 100 ms from when the resets end.
 tsu: How long from when the TOOL0 pin is placed at the low level until a external reset ends
 tHD: How long to keep the TOOL0 pin at the low level from when the external and internal resets end (except soft processing time)