



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.


Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Active
Core Processor	RL78
Core Size	16-Bit
Speed	24MHz
Connectivity	CSI, I ² C, LINbus, UART/USART
Peripherals	LCD, LVD, POR, PWM, WDT
Number of I/O	55
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	8K x 8
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 3.6V
Data Converters	A/D 11x8/12b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	80-LQFP
Supplier Device Package	80-LQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f111mjgfb-30

1.3.6 100-pin products (without USB)

- 100-pin plastic LFQFP (fine pitch) (14 × 14 mm, 0.5 mm pitch)



Caution Connect the REGC pin to Vss pin via a capacitor (0.47 to 1 μ F).

Remark 1. For pin identification, see **1.4 Pin Identification**.

Remark 2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR).

2.1 Absolute Maximum Ratings

Absolute Maximum Ratings (TA = 25°C) (1/3)

Parameter	Symbols	Conditions	Ratings	Unit
Supply voltage	VDD		-0.5 to + 6.5	V
	UVBUS		-0.5 to + 6.5	V
	AVDD	AVDD ≤ VDD	-0.5 to + 4.6	V
REGC pin input voltage	VIREGC	REGC	-0.3 to + 2.8 and -0.3 to VDD + 0.3 Note 1	V
UREGC pin input voltage	VIUREGC	UREGC	-0.3 to UVBUS + 0.3 Note 2	V
Input voltage	VI1	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P46, P50 to P57, P70 to P77, P80 to P83, P125 to P127, P137, P140 to P143, EXCLK, EXCLKS, <u>RESET</u>	-0.3 to VDD + 0.3 Note 3	V
	VI2	P60, P61 (N-ch open-drain)	-0.3 to + 6.5	V
	VI3	UDP, UDM	-0.3 to + 6.5	V
	VI4	P150 to P156	-0.3 to AVDD + 0.3 Note 4	V
Output voltage	VO1	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P46, P50 to P57, P60, P61, P70 to P77, P80 to P83, P125 to P127, P130, P140 to P143	-0.3 to VDD + 0.3 Note 3	V
	VO2	P150 to P156	-0.3 to AVDD + 0.3 Note 3	V
	VO3	UDP, UDM	-0.3 to + 3.8	V
Analog input voltage	VAI1	ANI16 to ANI21	-0.3 to VDD + 0.3 and AVREF(+) + 0.3 Notes 3, 5	V
	VAI2	ANI0 to ANI6	-0.3 to AVDD + 0.3 and AVREF(+) + 0.3 Notes 3, 5	V

Note 1. Connect the REGC pin to Vss via a capacitor (0.47 to 1 µF). This value regulates the absolute maximum rating of the REGC pin. Do not use this pin with voltage applied to it.

Note 2. Connect the UREGC pin to Vss via a capacitor (0.33 µF). This value regulates the absolute maximum rating of the UREGC pin. Do not use this pin with voltage applied to it.

Note 3. Must be 6.5 V or lower.

Note 4. Must be 4.6 V or lower.

Note 5. Do not exceed AVREF(+) + 0.3 V in case of A/D conversion target pin.

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Remark 1. Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

Remark 2. AVREF (+): + side reference voltage of the A/D converter.

Remark 3. Vss: Reference voltage

(TA = -40 to +85°C, 1.6 V ≤ AVDD = VDD ≤ 3.6 V, Vss = 0 V)

<R>

Items	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Output current, low Note 1	IOL1	Per pin for P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P46, P50 to P57, P70 to P77, P80 to P83, P125 to P127, P130, P140 to P143			20.0 Note 2	mA
		Per pin for P60 and P61			15.0 Note 2	mA
	Total of P40 to P46, P130 (When duty ≤ 70% Note 3)	2.7 V ≤ VDD ≤ 3.6 V			15.0	mA
		1.8 V ≤ VDD < 2.7 V			9.0	mA
		1.6 V ≤ VDD < 1.8 V			4.5	mA
	Total of P00 to P07, P10 to P17, P20 to P27, P30 to P37, P50 to P57, P60, P61, P70 to P77, P80 to P83, P125 to P127, P140 to P143 (When duty ≤ 70% Note 3)	2.7 V ≤ VDD ≤ 3.6 V			35.0	mA
		1.8 V ≤ VDD < 2.7 V			20.0	mA
		1.6 V ≤ VDD < 1.8 V			10.0	mA
	Total of all pins (When duty ≤ 70% Note 3)				50.0	mA
	IOL2	Per pin for P150 to P156			0.4 Note 2	mA
		Total of all pins	1.6 V ≤ VDD ≤ 3.6 V		2.8	mA

Note 1. Value of current at which the device operation is guaranteed even if the current flows from an output pin to the Vss pin.

Note 2. However, do not exceed the total current value.

Note 3. Specification under conditions where the duty factor ≤ 70%.

The output current value that has changed to the duty factor > 70% the duty ratio can be calculated with the following expression

(when changing the duty factor from 70% to n%).

- Total output current of pins = $(I_{OL} \times 0.7)/(n \times 0.01)$

<Example> Where n = 80% and IOL = 10.0 mA

$$\text{Total output current of pins} = (10.0 \times 0.7)/(80 \times 0.01) \approx 8.7 \text{ mA}$$

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

(TA = -40 to +85°C, 1.6 V ≤ AVDD = VDD ≤ 3.6 V, Vss = 0 V)

Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Input leakage current, high	ILIH1	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P46, P50 to P57, P60, P61, P70 to P77, P80 to P83, P125 to P127, P137, P140 to P143, RESET	VI = VDD			1	µA
	ILIH2	P20, P21, P140 to P143	VI = VDD			1	µA
	ILIH3	P121 to P124 (X1, X2, EXCLK, XT1, XT2, EXCLKS)	VI = VDD	In input port or external clock input		1	µA
				In resonator connection		10	µA
	ILIH4	P150 to P156	VI = AVDD			1	µA
Input leakage current, low	ILIL1	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P46, P50 to P57, P60, P61, P70 to P77, P80 to P83, P125 to P127, P137, P140 to P143, RESET	VI = VSS			-1	µA
	ILIL2	P20, P21, P140 to P143	VI = VSS			-1	µA
	ILIL3	P121 to P124 (X1, X2, EXCLK, XT1, XT2, EXCLKS)	VI = VSS	In input port or external clock input		-1	µA
				In resonator connection		-10	µA
	ILIL4	P150 to P156	VI = AVSS			-1	µA
On-chip pull-up resistance	RU1	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P50 to P57, P70 to P77, P140 to P143, P125 to P127	VI = VSS	2.4 V ≤ VDD ≤ 3.6 V	10	20	100
				1.6 V ≤ VDD ≤ 2.4 V	10	30	100
	RU2	P40 to P46, P80 to P83	VI = VSS		10	20	100
							kΩ

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

2.4 AC Characteristics

2.4.1 Basic operation

(TA = -40 to +85°C, 1.6 V ≤ AVDD = VDD ≤ 3.6 V, Vss = 0 V)

(1/2)


Items	Symbol	Conditions			MIN.	TYP.	MAX.	Unit
Instruction cycle (minimum instruction execution time)	TCY	Main system clock (fMAIN) operation	HS (high-speed main) mode	2.7 V ≤ VDD ≤ 3.6 V	0.0417		1	μs
				2.4 V ≤ VDD < 2.7 V	0.0625		1	μs
			LS (low-speed main) mode	1.8 V ≤ VDD ≤ 3.6 V	0.125		1	μs
			LV (low-voltage main) mode	1.6 V ≤ VDD ≤ 3.6 V	0.25		1	μs
		Subsystem clock (fSUB) operation		1.8 V ≤ VDD ≤ 3.6 V	28.5	30.5	31.3	μs
		In the self-programming mode	HS (high-speed main) mode	2.7 V ≤ VDD ≤ 3.6 V	0.0417		1	μs
				2.4 V ≤ VDD < 2.7 V	0.0625		1	μs
			LS (low-speed main) mode	1.8 V ≤ VDD ≤ 3.6 V	0.125		1	μs
			LV (low-voltage main) mode	1.6 V ≤ VDD ≤ 3.6 V	0.25		1	μs
External main system clock frequency	fEX	2.7 V ≤ VDD ≤ 3.6 V			1.0		20.0	MHz
		2.4 V ≤ VDD < 2.7 V			1.0		16.0	MHz
		1.8 V ≤ VDD < 2.4 V			1.0		8.0	MHz
		1.6 V ≤ VDD < 1.8 V			1.0		4.0	MHz
	fEXT				32		35	kHz
External main system clock input high-level width, low-level width	tEXH, tEXL	2.7 V ≤ VDD ≤ 3.6 V			24			ns
		2.4 V ≤ VDD < 2.7 V			30			ns
		1.8 V ≤ VDD < 2.4 V			60			ns
		1.6 V ≤ VDD < 1.8 V			120			ns
	tEXHS, tEXLS				13.7			μs
TI00 to TI07 input high-level width, low-level width	tTIH, tTIL				1/fMCK + 10			ns

Remark fMCK: Timer array unit operation clock frequency


(Operation clock to be set by the CKSmn bit of timer mode register mn (TMRmn). m: Unit number (m = 0), n: Channel number (n = 0 to 7))

Minimum Instruction Execution Time during Main System Clock Operation


TCY vs VDD (HS (high-speed main) mode)



CSI mode serial transfer timing (slave mode) (during communication at different potential)
 (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)



CSI mode serial transfer timing (slave mode) (during communication at different potential)
 (When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)



Remark p: CSI number (p = 00, 10, 20, 30), m: Unit number (m = 0, 1),
 n: Channel number (n = 0 to 3), g: PIM and POM number (g = 0 to 3)


(2) I²C fast mode(TA = -40 to +85°C, 1.8 V ≤ V_{DD} ≤ 3.6 V, V_{SS} = 0 V)

Parameter	Symbol	Conditions		HS (high-speed main) Mode		LS (low-speed main) Mode		LV (low-voltage main) Mode		Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCLA0 clock frequency	fsCL	Fast mode: fCLK ≥ 3.5 MHz	2.7 V ≤ V _{DD} ≤ 3.6 V	0	400	0	400	0	400	kHz
			1.8 V ≤ V _{DD} ≤ 3.6 V	0	400	0	400	0	400	kHz
Setup time of restart condition	tsU: STA	2.7 V ≤ V _{DD} ≤ 3.6 V		0.6		0.6		0.6		μs
		1.8 V ≤ V _{DD} ≤ 3.6 V		0.6		0.6		0.6		μs
Hold time Note 1	tHD: STA	2.7 V ≤ V _{DD} ≤ 3.6 V		0.6		0.6		0.6		μs
		1.8 V ≤ V _{DD} ≤ 3.6 V		0.6		0.6		0.6		μs
Hold time when SCLA0 = "L"	tLOW	2.7 V ≤ V _{DD} ≤ 3.6 V		1.3		1.3		1.3		μs
		1.8 V ≤ V _{DD} ≤ 3.6 V		1.3		1.3		1.3		μs
Hold time when SCLA0 = "H"	tHIGH	2.7 V ≤ V _{DD} ≤ 3.6 V		0.6		0.6		0.6		μs
		1.8 V ≤ V _{DD} ≤ 3.6 V		0.6		0.6		0.6		μs
Data setup time (reception)	tsU: DAT	2.7 V ≤ V _{DD} ≤ 3.6 V		100		100		100		ns
		1.8 V ≤ V _{DD} ≤ 3.6 V		100		100		100		ns
Data hold time (transmission) Note 2	tHD: DAT	2.7 V ≤ V _{DD} ≤ 3.6 V		0	0.9	0	0.9	0	0.9	μs
		1.8 V ≤ V _{DD} ≤ 3.6 V		0	0.9	0	0.9	0	0.9	μs
Setup time of stop condition	tsU: STO	2.7 V ≤ V _{DD} ≤ 3.6 V		0.6		0.6		0.6		μs
		1.8 V ≤ V _{DD} ≤ 3.6 V		0.6		0.6		0.6		μs
Bus-free time	tBUF	2.7 V ≤ V _{DD} ≤ 3.6 V		1.3		1.3		1.3		μs
		1.8 V ≤ V _{DD} ≤ 3.6 V		1.3		1.3		1.3		μs

Note 1. The first clock pulse is generated after this period when the start/restart condition is detected.**Note 2.** The maximum value (MAX.) of tHD: DAT is during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.**Remark** The maximum value of C_b (communication line capacitance) and the value of R_b (communication line pull-up resistor) at that time in each mode are as follows.Fast mode: C_b = 320 pF, R_b = 1.1 kΩ

(3) I²C fast mode plus(TA = -40 to +85°C, 2.7 V ≤ V_{DD} ≤ 3.6 V, V_{SS} = 0 V)

Parameter	Symbol	Conditions	HS (high-speed main) Mode		LS (low-speed main) Mode		LV (low-voltage main) Mode		Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCLA0 clock frequency	f _{SCL}	Fast mode plus: f _{CLOCK} ≥ 10 MHz 2.7 V ≤ V _{DD} ≤ 3.6 V	0	1000	—	—	—	—	kHz
Setup time of restart condition	t _{SU: STA}	2.7 V ≤ V _{DD} ≤ 3.6 V	0.26		—	—	—	—	μs
Hold time Note 1	t _{HD: STA}	2.7 V ≤ V _{DD} ≤ 3.6 V	0.26		—	—	—	—	μs
Hold time when SCLA0 = "L"	t _{LOW}	2.7 V ≤ V _{DD} ≤ 3.6 V	0.5		—	—	—	—	μs
Hold time when SCLA0 = "H"	t _{HIGH}	2.7 V ≤ V _{DD} ≤ 3.6 V	0.26		—	—	—	—	μs
Data setup time (reception)	t _{SU: DAT}	2.7 V ≤ V _{DD} ≤ 3.6 V	50		—	—	—	—	ns
Data hold time (transmission) Note 2	t _{HD: DAT}	2.7 V ≤ V _{DD} ≤ 3.6 V	0	0.45	—	—	—	—	μs
Setup time of stop condition	t _{SU: STO}	2.7 V ≤ V _{DD} ≤ 3.6 V	0.26		—	—	—	—	μs
Bus-free time	t _{BUF}	2.7 V ≤ V _{DD} ≤ 3.6 V	0.5		—	—	—	—	μs

Note 1. The first clock pulse is generated after this period when the start/restart condition is detected.**Note 2.** The maximum value (MAX.) of t_{HD: DAT} is during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.**Remark** The maximum value of C_b (communication line capacitance) and the value of R_b (communication line pull-up resistor) at that time in each mode are as follows.Fast mode plus: C_b = 120 pF, R_b = 1.1 kΩI²C serial transfer timing

(2) When reference voltage (+) = AVREFP/ANI0 (ADREFP1 = 0, ADREFP0 = 1), reference voltage (-) = AVREFM/ANI1 (ADREFM = 1), conversion target: ANI2 to ANI6

(TA = -40 to +85°C, 1.6 V ≤ AVREFP ≤ AVDD = VDD ≤ 3.6 V, Vss = 0 V, AVss = 0 V, Reference voltage (+) = AVREFP, Reference voltage (-) = AVREFM = 0 V)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Resolution	RES		2.4 V ≤ AVREFP ≤ AVDD ≤ 3.6 V	8		12	bit
			1.8 V ≤ AVREFP ≤ AVDD ≤ 3.6 V	8		10 Note 1	
			1.6 V ≤ AVREFP ≤ AVDD ≤ 3.6 V	8 Note 2			
Overall error Note 3	AINL	12-bit resolution	2.4 V ≤ AVREFP ≤ AVDD ≤ 3.6 V			±6.0	LSB
		10-bit resolution	1.8 V ≤ AVREFP ≤ AVDD ≤ 3.6 V			±5.0	
		8-bit resolution	1.6 V ≤ AVREFP ≤ AVDD ≤ 3.6 V			±2.5	
Conversion time	tCONV	ADTYP = 0, 12-bit resolution	2.4 V ≤ AVREFP ≤ AVDD ≤ 3.6 V	3.375			μs
		ADTYP = 0, 10-bit resolution Note 1	1.8 V ≤ AVREFP ≤ AVDD ≤ 3.6 V	6.75			
		ADTYP = 0, 8-bit resolution Note 2	1.6 V ≤ AVREFP ≤ AVDD ≤ 3.6 V	13.5			
		ADTYP = 1, 8-bit resolution	2.4 V ≤ AVREFP ≤ AVDD ≤ 3.6 V	2.5625			
			1.8 V ≤ AVREFP ≤ AVDD ≤ 3.6 V	5.125			
			1.6 V ≤ AVREFP ≤ AVDD ≤ 3.6 V	10.25			
Zero-scale error Note 3	Ezs	12-bit resolution	2.4 V ≤ AVREFP ≤ AVDD ≤ 3.6 V			±4.5	LSB
		10-bit resolution	1.8 V ≤ AVREFP ≤ AVDD ≤ 3.6 V			±4.5	
		8-bit resolution	1.6 V ≤ AVREFP ≤ AVDD ≤ 3.6 V			±2.0	
Full-scale error Note 3	EFS	12-bit resolution	2.4 V ≤ AVREFP ≤ AVDD ≤ 3.6 V			±4.5	LSB
		10-bit resolution	1.8 V ≤ AVREFP ≤ AVDD ≤ 3.6 V			±4.5	
		8-bit resolution	1.6 V ≤ AVREFP ≤ AVDD ≤ 3.6 V			±2.0	
Integral linearity error Note 3	ILE	12-bit resolution	2.4 V ≤ AVREFP ≤ AVDD ≤ 3.6 V			±2.0	LSB
		10-bit resolution	1.8 V ≤ AVREFP ≤ AVDD ≤ 3.6 V			±1.5	
		8-bit resolution	1.6 V ≤ AVREFP ≤ AVDD ≤ 3.6 V			±1.0	
Differential linearity error Note 3	DLE	12-bit resolution	2.4 V ≤ AVREFP ≤ AVDD ≤ 3.6 V			±1.5	LSB
		10-bit resolution	1.8 V ≤ AVREFP ≤ AVDD ≤ 3.6 V			±1.5	
		8-bit resolution	1.6 V ≤ AVREFP ≤ AVDD ≤ 3.6 V			±1.0	
Analog input voltage	VAIN			0		AVREFP	V

Note 1. Cannot be used for lower 2 bit of ADCR register

Note 2. Cannot be used for lower 4 bit of ADCR register

Note 3. Excludes quantization error (±1/2 LSB).

Caution Always use AVDD pin with the same potential as the VDD pin.

- (3) When reference voltage (+) = AVDD (ADREFP1 = 0, ADREFP0 = 0), reference voltage (-) = AVss (ADREFM = 0), conversion target: ANI0 to ANI6

(TA = -40 to +85°C, 1.6 V ≤ AVDD = VDD ≤ 3.6 V, Vss = 0 V, AVss = 0 V, Reference voltage (+) = AVDD, Reference voltage (-) = AVss = 0 V)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Resolution	RES		2.4 V ≤ AVDD ≤ 3.6 V	8		12	bit
			1.8 V ≤ AVDD ≤ 3.6 V	8		10 Note 1	
			1.6 V ≤ AVDD ≤ 3.6 V	8 Note 2			
Overall error Note 3	AINL	12-bit resolution	2.4 V ≤ AVDD ≤ 3.6 V			±7.5	LSB
		10-bit resolution	1.8 V ≤ AVDD ≤ 3.6 V			±5.5	
		8-bit resolution	1.6 V ≤ AVDD ≤ 3.6 V			±3.0	
Conversion time	tCONV	ADTYP = 0, 12-bit resolution	2.4 V ≤ AVDD ≤ 3.6 V	3.375			μs
		ADTYP = 0, 10-bit resolution Note 1	1.8 V ≤ AVDD ≤ 3.6 V	6.75			
		ADTYP = 0, 8-bit resolution Note 2	1.6 V ≤ AVDD ≤ 3.6 V	13.5			
		ADTYP = 1, 8-bit resolution	2.4 V ≤ AVDD ≤ 3.6 V	2.5625			
			1.8 V ≤ AVDD ≤ 3.6 V	5.125			
			1.6 V ≤ AVDD ≤ 3.6 V	10.25			
Zero-scale error Note 3	Ezs	12-bit resolution	2.4 V ≤ AVDD ≤ 3.6 V			±6.0	LSB
		10-bit resolution	1.8 V ≤ AVDD ≤ 3.6 V			±5.0	
		8-bit resolution	1.6 V ≤ AVDD ≤ 3.6 V			±2.5	
Full-scale error Note 3	EFS	12-bit resolution	2.4 V ≤ AVDD ≤ 3.6 V			±6.0	LSB
		10-bit resolution	1.8 V ≤ AVDD ≤ 3.6 V			±5.0	
		8-bit resolution	1.6 V ≤ AVDD ≤ 3.6 V			±2.5	
Integral linearity error Note 3	ILE	12-bit resolution	2.4 V ≤ AVDD ≤ 3.6 V			±3.0	LSB
		10-bit resolution	1.8 V ≤ AVDD ≤ 3.6 V			±2.0	
		8-bit resolution	1.6 V ≤ AVDD ≤ 3.6 V			±1.5	
Differential linearity error Note 3	DLE	12-bit resolution	2.4 V ≤ AVDD ≤ 3.6 V			±2.0	LSB
		10-bit resolution	1.8 V ≤ AVDD ≤ 3.6 V			±2.0	
		8-bit resolution	1.6 V ≤ AVDD ≤ 3.6 V			±1.5	
Analog input voltage	VAIN	ANI0 to ANI6		0		AVDD	V

Note 1. Cannot be used for lower 2 bit of ADCR register

Note 2. Cannot be used for lower 4 bit of ADCR register

Note 3. Excludes quantization error (±1/2 LSB).

Caution Always use AVDD pin with the same potential as the VDD pin.

2.6.6 LVD circuit characteristics

(TA = -40 to +85°C, VPDR ≤ VDD ≤ 3.6 V ≤ Vss = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection voltage	Supply voltage level	VLVD2	Power supply rise time	3.07	3.13	3.19
			Power supply fall time	3.00	3.06	3.12
	VLVD3		Power supply rise time	2.96	3.02	3.08
			Power supply fall time	2.90	2.96	3.02
	VLVD4		Power supply rise time	2.86	2.92	2.97
			Power supply fall time	2.80	2.86	2.91
	VLVD5		Power supply rise time	2.76	2.81	2.87
			Power supply fall time	2.70	2.75	2.81
	VLVD6		Power supply rise time	2.66	2.71	2.76
			Power supply fall time	2.60	2.65	2.70
	VLVD7		Power supply rise time	2.56	2.61	2.66
			Power supply fall time	2.50	2.55	2.60
	VLVD8		Power supply rise time	2.45	2.50	2.55
			Power supply fall time	2.40	2.45	2.50
	VLVD9		Power supply rise time	2.05	2.09	2.13
			Power supply fall time	2.00	2.04	2.08
	VLVD10		Power supply rise time	1.94	1.98	2.02
			Power supply fall time	1.90	1.94	1.98
	VLVD11		Power supply rise time	1.84	1.88	1.91
			Power supply fall time	1.80	1.84	1.87
	VLVD12		Power supply rise time	1.74	1.77	1.81
			Power supply fall time	1.70	1.73	1.77
	VLVD13		Power supply rise time	1.64	1.67	1.70
			Power supply fall time	1.60	1.63	1.66
Minimum pulse width	tLW		300			μs
Detection delay time					300	μs

Caution Set the detection voltage (VLVD) to be within the operating voltage range. The operating voltage range depends on the setting of the user option byte (000C2H/010C2H). The following shows the operating voltage range.

HS (high-speed main) mode: VDD = 2.7 to 3.6 V at 1 MHz to 24 MHz

VDD = 2.4 to 3.6 V at 1 MHz to 16 MHz

LS (low-speed main) mode: VDD = 1.8 to 3.6 V at 1 MHz to 8 MHz

LV (low-voltage main) mode: VDD = 1.6 to 3.6 V at 1 MHz to 4 MHz

3.1 Absolute Maximum Ratings

Absolute Maximum Ratings (TA = 25°C) (1/3)

Parameter	Symbols	Conditions	Ratings	Unit
Supply voltage	VDD		-0.5 to + 6.5	V
	UVBUS		-0.5 to + 6.5	V
	AVDD	AVDD ≤ VDD	-0.5 to + 4.6	V
REGC pin input voltage	VIREGC	REGC	-0.3 to + 2.8 and -0.3 to VDD + 0.3 Note 1	V
UREGC pin input voltage	VIUREGC	UREGC	-0.3 to UVBUS + 0.3 Note 2	V
Input voltage	VI1	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P46, P50 to P57, P70 to P77, P80 to P83, P125 to P127, P137, P140 to P143, EXCLK, EXCLKS, <u>RESET</u>	-0.3 to VDD + 0.3 Note 3	V
	VI2	P60, P61 (N-ch open-drain)	-0.3 to + 6.5	V
	VI3	UDP, UDM	-0.3 to + 6.5	V
	VI4	P150 to P156	-0.3 to AVDD + 0.3 Note 4	V
Output voltage	VO1	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P46, P50 to P57, P60, P61, P70 to P77, P80 to P83, P125 to P127, P130, P140 to P143	-0.3 to VDD + 0.3 Note 3	V
	VO2	P150 to P156	-0.3 to AVDD + 0.3 Note 3	V
	VO3	UDP, UDM	-0.3 to + 3.8	V
Analog input voltage	VAI1	ANI16 to ANI21	-0.3 to VDD + 0.3 and AVREF(+) + 0.3 Notes 3, 5	V
	VAI2	ANI0 to ANI6	-0.3 to AVDD + 0.3 and AVREF(+) + 0.3 Notes 3, 5	V

Note 1. Connect the REGC pin to Vss via a capacitor (0.47 to 1 µF). This value regulates the absolute maximum rating of the REGC pin. Do not use this pin with voltage applied to it.

Note 2. Connect the UREGC pin to Vss via a capacitor (0.33 µF). This value regulates the absolute maximum rating of the UREGC pin. Do not use this pin with voltage applied to it.

Note 3. Must be 6.5 V or lower.

Note 4. Must be 4.6 V or lower.

Note 5. Do not exceed AVREF(+) + 0.3 V in case of A/D conversion target pin.

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Remark 1. Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

Remark 2. AVREF (+): + side reference voltage of the A/D converter.

Remark 3. Vss: Reference voltage

(TA = -40 to +105°C, 2.4 V ≤ AVDD = VDD ≤ 3.6 V, Vss = 0 V)

Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Input voltage, high	VIH1	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P46, P50 to P57, P70 to P77, P80 to P83, P125 to P127, P140 to P143	Normal input buffer	0.8 VDD		VDD	V
	VIH2	P00, P01, P10, P11, P24, P25, P33, P34, P43, P44	TTL input buffer 3.3 V ≤ VDD ≤ 3.6 V	2.0		VDD	V
			TTL input buffer 2.4 V ≤ VDD < 3.3 V	1.50		VDD	V
	VIH3	P150 to P156		0.7 AVDD		AVDD	V
	VIH4	P60, P61		0.7 VDD		6.0	V
Input voltage, low	VL1	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P46, P50 to P57, P70 to P77, P80 to P83, P125 to P127, P140 to P143	Normal input buffer	0		0.2 VDD	V
	VL2	P00, P01, P10, P11, P24, P25, P33, P34, P43, P44	TTL input buffer 3.3 V ≤ VDD ≤ 3.6 V	0		0.5	V
			TTL input buffer 2.4 V ≤ VDD < 3.3 V	0		0.32	V
	VL3	P150 to P156		0		0.3 AVDD	V
	VL4	P60, P61		0		0.3 VDD	V
	VL5	P121 to P124, P137, EXCLK, EXCLKS, <u>RESET</u>		0		0.2 VDD	V

Caution The maximum value of VIH of pins P00 to P02, P10 to P12, P24 to P26, P33 to P35, and P42 to P44 is VDD, even in the N-ch open-drain mode.


Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

(TA = -40 to +105°C, 2.4 V ≤ VDD ≤ 3.6 V, Vss = 0 V)

(2/2)

Parameter	Symbol	Conditions				MIN.	TYP.	MAX.	Unit	
Supply current Note 1	IDD2 Note 2	HALT mode	HS (high-speed main) mode Note 7	fHO CO = 48 MHz Note 4, fIH = 24 MHz Note 4	VDD = 3.6 V		0.77	3.4	mA	
				VDD = 3.0 V			0.77	3.4		
				fHO CO = 24 MHz Note 4, fIH = 24 MHz Note 4	VDD = 3.6 V		0.55	2.7		
				VDD = 3.0 V			0.55	2.7		
				fHO CO = 16 MHz Note 4, fIH = 16 MHz Note 4	VDD = 3.6 V		0.48	1.9		
				VDD = 3.0 V			0.47	1.9		
			HS (high-speed main) mode Note 7	fMX = 20 MHz Note 3, VDD = 3.6 V	Square wave input		0.35	2.10	mA	
				Resonator connection			0.51	2.20		
				fMX = 20 MHz Note 3, VDD = 3.0 V	Square wave input		0.34	2.10		
				Resonator connection			0.51	2.20		
				fMX = 16 MHz Note 3, VDD = 3.6 V	Square wave input		0.30	1.25		
				Resonator connection			0.45	1.41		
			HS (High-speed main) mode (PLL operation)	fMX = 16 MHz Note 3, VDD = 3.0 V	Square wave input		0.29	1.23	mA	
				Resonator connection			0.45	1.41		
				fMX = 10 MHz Note 3, VDD = 3.6 V	Square wave input		0.23	1.10		
				Resonator connection			0.30	1.20		
				fMX = 10 MHz Note 3, VDD = 3.0 V	Square wave input		0.22	1.10		
				Resonator connection			0.30	1.20		
			Subsystem clock operation	fMX = 48 MHz, fCLK = 24 MHz Note 3	VDD = 3.6 V		0.99	2.93	μA	
				VDD = 3.0 V			0.99	2.92		
				fMX = 48 MHz, fCLK = 12 MHz Note 3	VDD = 3.6 V		0.89	2.51		
				VDD = 3.0 V			0.89	2.50		
				fMX = 48 MHz, fCLK = 6 MHz Note 3	VDD = 3.6 V		0.84	2.30		
				VDD = 3.0 V			0.84	2.29		
				fSUB = 32.768 kHz Note 5 TA = -40°C	Square wave input		0.32	0.61		
				Resonator connection			0.51	0.80		
				fSUB = 32.768 kHz Note 5 TA = +25°C	Square wave input		0.41	0.74		
				Resonator connection			0.62	0.91		
				fSUB = 32.768 kHz Note 5 TA = +50°C	Square wave input		0.52	2.30		
				Resonator connection			0.75	2.49		
			STOP mode Note 8	fSUB = 32.768 kHz Note 5 TA = +70°C	Square wave input		0.82	4.03	μA	
				Resonator connection			1.08	4.22		
				fSUB = 32.768 kHz Note 5 TA = +85°C	Square wave input		1.38	8.04		
				Resonator connection			1.62	8.23		
				fSUB = 32.768 kHz Note 5 TA = +105°C	Square wave input		3.29	41.00		
				Resonator connection			3.63	41.00		
IDDD3 Note 6	STOP mode Note 8	TA = -40°C					0.18	0.52	μA	
		TA = +25°C					0.25	0.52		
		TA = +50°C					0.34	2.21		
		TA = +70°C					0.64	3.94		
		TA = +85°C					1.18	7.95		
		TA = +105°C					2.92	40.00		

(Notes and Remarks are listed on the next page.)

Simplified I²C mode serial transfer timing (during communication at same potential)

Remark 1. $R_b[\Omega]$: Communication line (SDAr) pull-up resistance, $C_b[F]$: Communication line (SDAr, SCLr) load capacitance

Remark 2. r: IIC number (r = 00, 10, 20, 30), g: PIM number (g = 0 to 3),
h: POM number (h = 0 to 3)

Remark 3. fMCK: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number (m = 0, 1),
n: Channel number (n = 0 to 3), mn = 00 to 03, 10 to 13)

(6) Communication at different potential (1.8 V, 2.5 V) (CSI mode) (master mode, SCKp... internal clock output)


(TA = -40 to +105°C, 2.4 V ≤ VDD ≤ 3.6 V, Vss = 0 V) (1/2)

Parameter	Symbol	Conditions	HS (high-speed main) Mode		Unit
			MIN.	MAX.	
SCKp cycle time	tKCY1	tkCY1 ≥ fCLK/4 2.7 V ≤ VDD ≤ 3.6 V, 2.3 V ≤ Vb ≤ 2.7 V, Cb = 30 pF, Rb = 2.7 kΩ	1000 Note		ns
		2.4 V ≤ VDD < 3.3 V, 1.6 V ≤ Vb ≤ 1.8 V, Cb = 30 pF, Rb = 5.5 kΩ	2300 Note		ns
SCKp high-level width	tKH1	2.7 V ≤ VDD ≤ 3.6 V, 2.3 V ≤ Vb ≤ 2.7 V, Cb = 30 pF, Rb = 2.7 kΩ	tkCY1/2 - 340		ns
		2.4 V ≤ VDD < 3.3 V, 1.6 V ≤ Vb ≤ 2.0 V, Cb = 30 pF, Rb = 5.5 kΩ	tkCY1/2 - 916		ns
SCKp low-level width	tKL1	2.7 V ≤ VDD ≤ 3.6 V, 2.3 V ≤ Vb ≤ 2.7 V, Cb = 30 pF, Rb = 2.7 kΩ	tkCY1/2 - 36		ns
		2.4 V ≤ VDD < 3.3 V, 1.6 V ≤ Vb ≤ 2.0 V, Cb = 30 pF, Rb = 5.5 kΩ	tkCY1/2 - 100		ns

Note Use it with VDD ≥ Vb.

Caution Select the TTL input buffer for the Slp pin and the N-ch open drain output (VDD tolerance) mode for the SOOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and Vil, see the DC characteristics with TTL input buffer selected.

(Remarks are listed on the page after the next page.)

Timing of UDP and UDM**(2) BC standard**


(TA = -40 to +105°C, 4.35 V ≤ UVBUS ≤ 5.25 V, 2.4 V ≤ VDD ≤ 3.6 V, Vss = 0 V)

Parameter		Symbol	Conditions	MIN.	TYP.	MAX.	Unit
USB standard BC1.2	UDP sink current	I _{D_P_SINK}		25	100	175	µA
	UDM sink current	I _{D_M_SINK}		25	100	175	µA
	DCD source current	I _{D_P_SRC}		7	10	13	µA
	Data detection voltage	V _{DAT_REF}		0.25	0.325	0.4	V
	UDP source voltage	V _{D_P_SRC}	Output current 250 µA	0.5	0.6	0.7	V
	UDM source voltage	V _{D_M_SRC}	Output current 250 µA	0.5	0.6	0.7	V

4.2 85-pin products

R5F110NEALA, R5F110NFALA, R5F110NGALA, R5F110NHALA, R5F110NJALA
 R5F111NEALA, R5F111NFALA, R5F111NGALA, R5F111NHALA, R5F111NJALA
 R5F110NEGGLA, R5F110NFGLA, R5F110NGGLA, R5F110NHGLA, R5F110NJGLA
 R5F111NEGGLA, R5F111NFGLA, R5F111NGGLA, R5F111NHGLA, R5F111NJGLA

JEITA Package code	RENESAS code	Previous code	MASS(TYP.)[g]
P-VFLGA85-7x7-0.65	PVLG0085JA-A	P85FC-65-BN4	0.1



©2013 Renesas Electronics Corporation. All rights reserved.

SuperFlash is a registered trademark of Silicon Storage Technology, Inc. in several countries including the United States and Japan.

Caution: This product uses SuperFlash® technology licensed from Silicon Storage Technology, Inc.

All trademarks and registered trademarks are the property of their respective owners.