

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	RL78
Core Size	16-Bit
Speed	24MHz
Connectivity	CSI, I²C, LINbus, UART/USART
Peripherals	LCD, LVD, POR, PWM, WDT
Number of I/O	55
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	8K x 8
RAM Size	16K × 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 3.6V
Data Converters	A/D 11x8/12b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	85-VFLGA
Supplier Device Package	85-VFLGA (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f111njala-u0

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1.2 Ordering Information

Products with USB

Pin Count	Package	Fields of Application	Orderable Part Number
80 pins	80-pin plastic LFQFP (12 × 12 mm, 0.5 mm pitch)	A G	R5F110MEAFB#30, R5F110MFAFB#30, R5F110MGAFB#30, R5F110MHAFB#30, R5F110MJAFB#30 R5F110MEAFB#50, R5F110MFAFB#50, R5F110MGAFB#50, R5F110MHAFB#50, R5F110MJAFB#50 R5F110MEGFB#30, R5F110MFGFB#30, R5F110MGGFB#30, R5F110MHGFB#30, R5F110MJGFB#30 R5F110MEGFB#50, R5F110MFGFB#50, R5F110MGGFB#50, R5F110MHGFB#50, R5F110MJGFB#50
85 pins	85-pin plastic VFLGA (7 × 7 mm, 0.65 mm pitch)	A G	R5F110NEALA#U0, R5F110NFALA#U0, R5F110NGALA#U0, R5F110NHALA#U0, R5F110NJALA#U0 R5F110NEALA#W0, R5F110NFALA#W0, R5F110NGALA#W0, R5F110NHALA#W0, R5F110NJALA#W0 R5F110NEGLA#U0, R5F110NFGLA#U0, R5F110NGGLA#U0, R5F110NHGLA#U0, R5F110NJGLA#U0 R5F110NEGLA#W0, R5F110NFGLA#W0, R5F110NGGLA#W0, R5F110NHGLA#W0, R5F110NJGLA#W0
100 pins	100-pin plastic LFQFP (14 × 14 mm, 0.5 mm pitch)	A G	R5F110PEAFB#30, R5F110PFAFB#30, R5F110PGAFB#30, R5F110PHAFB#30, R5F110PJAFB#30 R5F110PEAFB#50, R5F110PFAFB#50, R5F110PGAFB#50, R5F110PHAFB#50, R5F110PJAFB#50 R5F110PEGFB#30, R5F110PFGFB#30, R5F110PGGFB#30, R5F110PHGFB#30, R5F110PJGFB#30 R5F110PEGFB#50, R5F110PFGFB#50, R5F110PGGFB#50, R5F110PHGFB#50, R5F110PJGFB#50

Products without USB

Pin Count	Package	Fields of Application	Orderable Part Number
80 pins	80-pin plastic LFQFP (12 × 12 mm,	A	R5F111MEAFB#30, R5F111MFAFB#30, R5F111MGAFB#30, R5F111MHAFB#30, R5F111MJAFB#30 R5F111MEAFB#50, R5F111MFAFB#50, R5F111MGAFB#50, R5F111MHAFB#50, R5F111MJAFB#50
	0.5 mm pitch)	G	R5F111MEGFB#30, R5F111MFGFB#30, R5F111MGGFB#30, R5F111MHGFB#30, R5F111MJGFB#30 R5F111MEGFB#50, R5F111MFGFB#50, R5F111MGGFB#50, R5F111MHGFB#50, R5F111MJGFB#50
85 pins	85-pin plastic VFLGA	A	R5F111NEALA#U0, R5F111NFALA#U0, R5F111NGALA#U0, R5F111NHALA#U0, R5F111NJALA#U0 R5F111NEALA#W0, R5F111NFALA#W0, R5F111NGALA#W0, R5F111NHALA#W0, R5F111NJALA#W0
	0.65 mm pitch)	G	R5F111NEGLA#U0, R5F111NFGLA#U0, R5F111NGGLA#U0, R5F111NHGLA#U0, R5F111NJGLA#U0 R5F111NEGLA#W0, R5F111NFGLA#W0, R5F111NGGLA#W0, R5F111NHGLA#W0, R5F111NJGLA#W0
100 pins	100-pin plastic LFQFP	A	R5F111PEAFB#30, R5F111PFAFB#30, R5F111PGAFB#30, R5F111PHAFB#30, R5F111PJAFB#30 R5F111PEAFB#50, R5F111PFAFB#50, R5F111PGAFB#50, R5F111PHAFB#50, R5F111PJAFB#50
	(14 × 14 mm, 0.5 mm pitch)	G	R5F111PEGFB#30, R5F111PFGFB#30, R5F111PGGFB#30, R5F111PHGFB#30, R5F111PJGFB#30 R5F111PEGFB#50, R5F111PFGFB#50, R5F111PGGFB#50, R5F111PHGFB#50, R5F111PJGFB#50









2.3.2 Supply current characteristics

 $(TA = -40 \text{ to } +85^{\circ}C, 1.6 \text{ V} \le \text{VDD} \le 3.6 \text{ V}, \text{Vss} = 0 \text{ V})$

(1/2)Parameter Symbol Conditions MIN. TYP. MAX. Unit VDD = 3.6 V 2.8 Supply IDD1 Operating HS fHOCO = 48 MHz Note 3, Basic 2.2 mΑ current Note 1 mode (high-speed main) fiH = 24 MHz Note 3 operation VDD = 3.0 V 2.2 2.8 mode Note 5 Normal VDD = 3.6 V 4.4 8.5 operation VDD = 3.0 V 4.4 8.5 VDD = 3.6 V fHOCO = 24 MHz Note 3. Basic 2.0 2.6 operation fiH = 24 MHz Note 3 VDD = 3.0 V 2.0 2.6 VDD = 3.6 V Normal 4.2 6.8 operation VDD = 3.0 V 4.2 6.8 VDD = 3.6 V fHOCO = 16 MHz Note 3, Normal 3.1 4.9 operation fiH = 16 MHz Note 3 VDD = 3.0 V 3.1 4.9 IS fHOCO = 8 MHz Note 3, Normal VDD = 3.0 V 1.4 2.2 mΑ (low-speed main) fIH = 8 MHz Note 3 operation VDD = 2.0 V 1.4 2.2 mode Note 5 ١V fHOCO = 4 MHz Note 3, VDD = 3.0 V 1.3 1.8 Normal mΑ (low-voltage main) fIH = 4 MHz Note 3 operation VDD = 2.0 V 1.3 1.8 mode Note 5 HS 3.5 5.5 fmx = 20 MHz Note 2, Normal Square wave input mΑ (high-speed main) VDD = 3.6 V operation Resonator connection 3.6 5.7 mode Note 5 fmx = 20 MHz Note 2, 3.5 5.5 Normal Square wave input VDD = 3.0 V operation Resonator connection 3.6 5.7 fMX = 16 MHz Note 2, 2.9 4.5 Normal Square wave input VDD = 3.6 V operation Resonator connection 3.1 4.6 fmx = 16 MHz Note 2, Normal Square wave input 2.9 4.5 VDD = 3.0 Voperation Resonator connection 3.1 4.6 fmx = 10 MHz Note 2, Normal Square wave input 2.1 3.2 VDD = 3.6 V operation Resonator connection 2.2 3.2 2.1 3.2 $f_{MX} = 10 MH_7 Note 2$ Normal Square wave input VDD = 3.0 V operation Resonator connection 2.2 3.2 IS fMX = 8 MHz Note 2, Normal Square wave input 1.2 2.0 mΑ (low-speed main) operation VDD = 3.6 V Resonator connection 1.3 2.0 mode Note 5 fMX = 8 MHz Note 2. Normal Square wave input 1.2 2.1 VDD = 3.0 V operation Resonator connection 1.3 22 HS fPLL = 48 MHz, Normal VDD = 3.6 V 4.7 7.5 mΑ (High-speed main) fCLK = 24 MHz Note 2 operation VDD = 3.0 V 4.7 7.5 mode fPLL = 48 MHz, Vdd = 3.6 V 3.1 5.1 Normal (PLL operation) fCLK = 12 MHz Note 2 operation VDD = 3.0 V 3.1 5.1 fPLL = 48 MHz. VDD = 3.6 V 23 39 Normal fclk = 6 MHz Note 2 operation VDD = 3.0 V 2.3 3.9 Subsystem clock 4.6 fSUB = 32.768 kHz Note 4 Normal Square wave input 6.9 μΑ operation TA = -40°C operation Resonator connection 47 69 fsub = 32.768 kHz^{Note 4} Normal Square wave input 4.9 7.0 TA = +25°C operation Resonator connection 5.0 7.2 5.2 fsub = 32.768 kHzNote 4 Normal Square wave input 76 TA = +50°C operation Resonator connection 5.2 7.7 fsub = 32.768 kHzNote 4 Normal Square wave input 5.5 9.3 $T_A = +70^{\circ}C$ operation Resonator connection 5.6 9.4 13.3 fsub = 32.768 kHz^{Note 4} Normal Square wave input 6.2 TA = +85°C operation 62 134 Resonator connection

(Notes and Remarks are listed on the next page.)



RL78/L1C

Parameter	Sym	Sym bol Conditions HS (high-speed main) Mode LS (low-speed main) Mode LV (low-voltage main) Mode MIN. MAX. MIN. MAX. MIN. MAX.		HS (high-speed main) Mode		LS (low-speed main) Mode		LV (low-voltage main) Mode		Unit
	IOD			MAX.						
SCKp cycle time	tKCY1	tkcy1 ≥ fclk/4	2.7 V ≤ VDD ≤ 3.6 V	167		500		1000		ns
			2.4 V ≤ VDD ≤ 3.6 V	250		500		1000		ns
			1.8 V ≤ VDD ≤ 3.6 V	—		500		1000		ns
			1.6 V ≤ VDD ≤ 3.6 V	—		—		1000		ns
SCKp high-/	tĸнı,	$2.7 V \le VDD \le 3$	3.6 V	tkcy1/2 - 18		tkcy1/2 - 50		tkcy1/2 - 50		ns
low-level width	tKL1	$2.4 \text{ V} \leq \text{VDD} \leq 3.6 \text{ V}$		tkcy1/2 - 38		tkcy1/2 - 50		tkcy1/2 - 50		ns
		1.8 V ≤ VDD ≤ 3.6 V		—		tkcy1/2 - 50		tkcy1/2 - 50		ns
		1.6 V ≤ VDD ≤ 3	3.6 V	—		_		tkcy1/2 - 100		ns
SIp setup time	tSIK1	$2.7 V \le VDD \le 3$	3.6 V	44		110		110		ns
(to SCKp↑) Note 1		$2.4 \text{ V} \leq \text{VDD} \leq 3$	3.6 V	75		110		110		ns
		1.8 V ≤ VDD ≤ 3	3.6 V	—		110		110		ns
		1.6 V ≤ VDD ≤ 3	3.6 V	—		—		220		ns
SIp hold time	tKSI1	$2.4 \text{ V} \leq \text{VDD} \leq 3$	3.6 V	19		19		19		ns
(from SCKp↑) Note 2		1.8 V ≤ VDD ≤ 3	1.8 V ≤ VDD ≤ 3.6 V			19		19		ns
		1.6 V ≤ VDD ≤ 3	$1.6 \text{ V} \leq \text{VDD} \leq 3.6 \text{ V}$			—		19		ns
Delay time from	tKSO1	C = 30 pF	2.7 V ≤ VDD ≤ 3.6 V		25		50		50	ns
SCKp↓ to SOp output		Note 4	$2.4 \text{ V} \leq \text{VDD} \leq 3.6 \text{ V}$		25		50		50	ns
			1.8 V ≤ VDD ≤ 3.6 V		_		50		50	ns
			1.6 V ≤ VDD ≤ 3.6 V		_		—		50	ns

(3) During communication at same potential (CSI mode) (master mode, SCKp... internal clock output) (TA = -40 to +85°C, 1.6 V \leq VDD \leq 3.6 V, Vss = 0 V)

Note 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Note 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Note 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Note 4. C is the load capacitance of the SCKp and SOp output lines.

Caution Select the normal input buffer for the SIp pin and the normal output mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

Remark 1. p: CSI number (p = 00, 10, 20, 30), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), g: PIM number (g = 0 to 3)

Remark 2. fMCK: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13))





CSI mode serial transfer timing (master mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)





Remark p: CSI number (p = 00, 10, 20, 30), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), g: PIM and POM number (g = 0 to 3)

(2) I²C fast mode

(TA = -40 to +85°C, 1.8 V \leq VDD \leq 3.6 V, Vss = 0 V)

Parameter	Symbol	Conditions		HS (high-speed main) Mode		LS (low-speed main) Mode		LV (low-voltage main) Mode		Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCLA0 clock	fscl	Fast mode:	$2.7 \text{ V} \leq \text{VDD} \leq 3.6 \text{ V}$	0	400	0	400	0	400	kHz
frequency		fclk ≥ 3.5 MHz	1.8 V ≤ VDD ≤ 3.6 V	0	400	0	400	0	400	kHz
Setup time of restart	tsu: sta	$2.7 \text{ V} \leq \text{VDD} \leq 3.$	6 V	0.6		0.6		0.6		μs
condition		$1.8 \text{ V} \leq \text{VDD} \leq 3.$	6 V	0.6		0.6		0.6		μs
Hold time Note 1	thd: STA	$2.7 \text{ V} \leq \text{VDD} \leq 3.$	6 V	0.6		0.6		0.6		μs
		1.8 V ≤ VDD ≤ 3.6 V		0.6		0.6		0.6		μs
Hold time when	tLOW	$2.7 \text{ V} \leq \text{VDD} \leq 3.6 \text{ V}$		1.3		1.3		1.3		μs
SCLA0 = "L"		$1.8 \text{ V} \leq \text{VDD} \leq 3.6 \text{ V}$		1.3		1.3		1.3		μs
Hold time when	thigh	$2.7 \text{ V} \leq \text{VDD} \leq 3.$	6 V	0.6		0.6		0.6		μs
SCLA0 = "H"		$1.8 \text{ V} \leq \text{VDD} \leq 3.$	6 V	0.6		0.6		0.6		μs
Data setup time	tsu: dat	$2.7 V \leq VDD \leq 3.$	6 V	100		100		100		ns
(reception)		$1.8 \text{ V} \leq \text{VDD} \leq 3.$	6 V	100		100		100		ns
Data hold time	thd: dat	$2.7 V \leq VDD \leq 3.$	2.7 V ≤ VDD ≤ 3.6 V		0.9	0	0.9	0	0.9	μs
(transmission) Note 2		$1.8 \text{ V} \leq \text{VDD} \leq 3.$	6 V	0	0.9	0	0.9	0	0.9	μs
Setup time of stop	tsu: sto	$2.7 \text{ V} \leq \text{VDD} \leq 3.$	6 V	0.6		0.6		0.6		μs
condition		$1.8 \text{ V} \leq \text{VDD} \leq 3.$	6 V	0.6		0.6		0.6		μs
Bus-free time	tBUF	$2.7 V \leq VDD \leq 3.$	6 V	1.3		1.3		1.3		μs
		$1.8 \text{ V} \leq \text{VDD} \leq 3.$	6 V	1.3		1.3		1.3		μs

Note 1. The first clock pulse is generated after this period when the start/restart condition is detected.

Note 2. The maximum value (MAX.) of tHD: DAT is during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.

Remark The maximum value of Cb (communication line capacitance) and the value of Rb (communication line pull-up resistor) at that time in each mode are as follows.

Fast mode: Cb = 320 pF, Rb = 1.1 k Ω



2.6 Analog Characteristics

2.6.1 A/D converter characteristics

Classification of A/D converter characteristics

Reference Voltage	Reference voltage (+) = AVREFP Reference voltage (-) = AVREFM	Reference voltage (+) = AVDD Reference voltage (-) = AVss	Reference voltage (+) = Internal reference voltage Reference voltage (-) = AVss
High-accuracy channel; ANI0 to ANI6 (input buffer power supply: AVDD)	Refer to 2.6.1 (1) . Refer to 2.6.1 (2) .	Refer to 2.6.1 (3) .	Refer to 2.6.1 (6) .
Standard channel; ANI16 to ANI21 (input buffer power supply: VDD)	Refer to 2.6.1 (4) .	Refer to 2.6.1 (5) .	
Internal reference voltage, Temperature sensor output voltage	Refer to 2.6.1 (4) .	Refer to 2.6.1 (5) .	_

(1) When reference voltage (+) = AVREFP/ANI0 (ADREFP1 = 0, ADREFP0 = 1), reference voltage (-) = AVREFM/ANI1 (ADREFM = 1), target for conversion: ANI2 to ANI6

(TA = -40 to +85°C, 2.4 V \leq AVREFP \leq AVDD = VDD \leq 3.6 V, Vss = 0 V, AVss = 0 V, reference voltage (+) = AVREFP \leq AVREFP \leq AVDD = VDD \leq 3.6 V, Vss = 0 V, AVss = 0 V, reference voltage (+) = AVREFP \leq AVREFP \leq AVDD = VDD \leq 3.6 V, Vss = 0 V, AVss = 0 V, reference voltage (+) = AVREFP \leq AVREFP \leq AVDD = VDD \leq 3.6 V, Vss = 0 V, AVss = 0 V, reference voltage (+) = AVREFP \leq AVREFP \leq AVDD = VDD \leq 3.6 V, Vss = 0 V, AVss = 0 V, reference voltage (+) = AVREFP \leq AVREFP \leq AVDD = VDD \leq 3.6 V, Vss = 0 V, AVss = 0 V, reference voltage (+) = AVREFP \leq AVREFP	Р,
reference voltage (-) = AVREFM = 0 V, HALT mode)	

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Resolution	Res				12	bit
Overall error Notes 1, 2, 3	AINL	12-bit resolution		±1.7	±3.3	LSB
Conversion time	tCONV	ADTYP = 0, 12-bit resolution	3.375			μs
Zero-scale error Notes 1, 2, 3	Ezs	12-bit resolution		±1.3	±3.2	LSB
Full-scale error Notes 1, 2, 3	Efs	12-bit resolution		±0.7	±2.9	LSB
Integral linearity error Notes 1, 2, 3	ILE	12-bit resolution		±1.0	±1.4	LSB
Differential linearity error Notes 1, 2, 3	DLE	12-bit resolution		±0.9	±1.2	LSB
Analog input voltage	VAIN		0		AVREFP	V

Note 1. TYP. Value is the average value at AVDD = AVREFP = 3 V and TA = 25°C. MAX. value is the average value ±3σ at normalized distribution.

Note 2. These values are the results of characteristic evaluation and are not checked for shipment.

Note 3. Excludes quantization error (±1/2 LSB).

Caution 1. Route the wiring so that noise will not be superimposed on each power line and ground line, and insert a capacitor to suppress noise.

In addition, separate the reference voltage line of AVREFP from the other power lines to keep it free from the influences of noise.

Caution 2. During A/D conversion, keep a pulse, such as a digital signal, that abruptly changes its level from being input to or output from the pins adjacent to the converter pins and P150 to P156.



3.2 Oscillator Characteristics

3.2.1 X1 and XT1 oscillator characteristics

$(TA = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{V}\text{DD} \le 3.6 \text{ V}, \text{V}\text{ss} = 0 \text{ V})$

Parameter	Resonator	Conditions	MIN.	TYP.	MAX.	Unit
X1 clock oscillation frequency (fx)	Ceramic resonator/crystal resonator	$2.7 \text{ V} \leq \text{VDD} \leq 3.6 \text{ V}$	1.0		20.0	MHz
Note		2.4 V ≤ VDD < 2.7 V	1.0		16.0	
XT1 clock oscillation frequency	Crystal resonator		32	32.768	35	kHz
(fxt) ^{Note}						

Note Indicates only permissible oscillator frequency ranges. Refer to AC Characteristics for instruction execution time. Request evaluation by the manufacturer of the oscillator circuit mounted on a board to check the oscillator characteristics.

Caution Since the CPU is started by the high-speed on-chip oscillator clock after a reset release, check the X1 clock oscillation stabilization time using the oscillation stabilization time counter status register (OSTC) by the user. Determine the oscillation stabilization time of the OSTC register and the oscillation stabilization time select register (OSTS) after sufficiently evaluating the oscillation stabilization time with the resonator to be used.

Remark When using the X1 and XT1 oscillator, refer to 5.4 System Clock Oscillator in the RL78/L1C User's Manual.



3.2.2 On-chip oscillator characteristics

Oscillators	Parameters	Conditions	MIN.	TYP.	MAX.	Unit
High-speed on-chip oscillator clock frequency Notes 1, 2	fносо		1		24	MHz
High-speed on-chip oscillator		-20 to +85°C	-1.0		+1.0	%
clock frequency accuracy		-40 to -20°C	-1.5		+1.5	%
		+85 to +105°C	-2.0		+2.0	%
Low-speed on-chip oscillator clock frequency	fiL			15		kHz
Low-speed on-chip oscillator clock frequency accuracy			-15		+15	%

$(TA = -40 \text{ to } +105^{\circ}C, 2.4 \text{ V} \le \text{VDD} \le 3.6 \text{ V}, \text{Vss} = 0 \text{ V})$

Note 1. High-speed on-chip oscillator frequency is selected with bits 0 to 4 of the option byte (000C2H) and bits 0 to 2 of the HOCODIV register.

Note 2. This only indicates the oscillator characteristics. Refer to AC Characteristics for instruction execution time.

3.2.3 PLL oscillator characteristics

$(TA = -40 \text{ to } +105^{\circ}C, 2.4 \text{ V} \le \text{VDD} \le 3.6 \text{ V}, \text{Vss} = 0 \text{ V})$

Oscillators	Parameters	Conditions	MIN.	TYP.	MAX.	Unit
PLL input frequency Note	fpllin	High-speed system clock	6.00		16.00	MHz
PLL output frequency Note	fpll			48.00		MHz

Note Indicates only oscillator characteristics. Refer to AC Characteristics for instruction execution time.



Note 1.	Current flowing to VDD.	

- **Note 2.** When high speed on-chip oscillator and high-speed system clock are stopped.
- Note 3. Current flowing only to the real-time clock 2 (excluding the operating current of the low-speed on-chip oscillator and the XT1 oscillator). The supply current of the RL78 microcontrollers is the sum of the values of either IDD1 or IDD2, and IRTC, when the real-time clock 2 operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected, IFIL should be added. IDD2 subsystem clock operation includes the operational current of the real-time clock 2.
- **Note 4.** Current flowing only to the 12-bit interval timer (excluding the operating current of the low-speed on-chip oscillator and the XT1 oscillator). The supply current of the RL78 microcontrollers is the sum of the values of either IDD1 or IDD2, and ITMKA, when the 12-bit interval timer operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected, IFIL should be added. IDD2 subsystem clock operation includes the operational current of the 12-bit interval timer.
- Note 5. Current flowing only to the watchdog timer (including the operating current of the low-speed on-chip oscillator). The current value of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3 and IWDT when the watchdog timer operates in STOP mode.
- **Note 6.** Current flowing only to the A/D converter. The supply current of the RL78 microcontrollers is the sum of IDD1 or IDD2 and IADC, IAVREF, IADREF when the A/D converter operates in an operation mode or the HALT mode.
- Note 7. Current flowing to the AVDD.
- Note 8. Current flowing from the reference voltage source of A/D converter.
- **Note 9.** Operation current flowing to the internal reference voltage.
- Note 10. Current flowing to the AVREFP.
- **Note 11.** Current flowing only to the D/A converter. The current value of the RL78 microcontrollers is the sum of IDD1 or IDD2 and IDA when the D/A converter operates in an operation mode or the HALT mode.
- **Note 12.** Current flowing only to the comparator circuit. The current value of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3 and ICMP when the comparator circuit operates in the Operating, HALT or STOP mode.
- **Note 13.** Current flowing only to the LVD circuit. The current value of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3 and ILVI when the LVD circuit operates in the Operating, HALT or STOP mode.
- Note 14. Current flowing only during self-programming.
- Note 15. Current flowing only during data flash rewrite.
- Note 16. For shift time to the SNOOZE mode, see 23.3.3 SNOOZE mode in the RL78/L1C User's Manual..
- Note 17. Current flowing only to the LCD controller/driver (VDD pin). The current value of the RL78 microcontrollers is the sum of the LCD operating current (ILCD1, ILCD2 or ILCD3) to the supply current (IDD1, or IDD2) when the LCD controller/driver operates in an operation mode or HALT mode. Not including the current that flows through the LCD panel.
- Note 18. Not including the current that flows through the external divider resistor divider resistor.
- Note 19. Current flowing to the UVBUS.
- Note 20. Including the operating current when fPLL = 48 MHz.
- **Note 21.** Including the current supplied from the pull-up resistor of the UDP pin to the pull-down resistor of the host device, in addition to the current consumed by this MCU during the suspended state.
- Remark 1. fil: Low-speed on-chip oscillator clock frequency
- Remark 2. fSUB: Subsystem clock frequency (XT1 clock oscillation frequency)
- Remark 3. fCLK: CPU/peripheral hardware clock frequency
- Remark 4. Temperature condition of the TYP. value is TA = 25°C







(5) Communication at different potential (1.8 V, 2.5 V) (UART mode)

(TA = -40) to +105°C	. 2.4 V ≤ V	$DD \leq 3.6 V$	Vss = 0 V	
			·, =· · · = · ·			

(1/2)

Darameter Symbol			Conditions		HS (high-	Linit	
Faiametei	Symbol		Conditions		MIN.	MAX.	Unit
Transfer rate Notes 1, 2		Reception	2.7 2.3	$V \le V_{DD} \le 3.6 V$, $V \le V_{b} \le 2.7 V$		fMCK/12 Note 1	bps
				Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK} Note 4$		2.0	Mbps
			1.8 1.6	$V \le V_{DD} < 3.3 V,$ $V \le V_b \le 2.0 V$		fMCK/12 Notes 1, 2, 3	bps
				Theoretical value of the maximum transfer rate fMCK = fCLK Note 4		1.3	Mbps

Note 1. Transfer rate in the SNOOZE mode is 4,800 bps only.

Note 2. Use it with $VDD \ge Vb$.

Note 3.The following conditions are required for low voltage interface. $2.4 V \le V \text{DD} < 2.7 V$:MAX. 2.6 Mbps

Note 4. The maximum operating frequencies of the CPU/peripheral hardware clock (fCLK) are: HS (high-speed main) mode: 24 MHz ($2.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}$)

16 MHz (2.4 V ≤ VDD ≤ 3.6 V)

- Caution Select the TTL input buffer for the RxDq pin and the N-ch open drain output (VDD tolerance) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.
- Remark 1. Vb[V]: Communication line voltage

Remark 2. q: UART number (q = 0 to 3), g: PIM and POM number (g = 0 to 3)

Remark 3. fMCK: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,

n: Channel number (mn = 00 to 03, 10 to 13))



(6) Communication at different potential (1.8 V, 2.5 V) (CSI mode) (master mode, SCKp... internal clock output)

Parameter	Symbol	Conditions	HS (high-s Mo	Unit		
			MIN.	MAX.		
Slp setup time (to SCKp↑) ^{Note 1}	tsik1	$\begin{array}{l} 2.7 \ V \leq V_{DD} \leq 3.6 \ V, \ 2.3 \ V \leq V_{b} \leq 2.7 \ V, \\ C_{b} = 30 \ pF, \ R_{b} = 2.7 \ k\Omega \end{array}$	354		ns	
		$\begin{array}{l} 2.4 \ V \leq V_{DD} < 3.3 \ V, \ 1.6 \ V \leq V_{b} \leq 2.0 \ V \ ^{Note \ 3}, \\ C_{b} = 30 \ pF, \ R_{b} = 5.5 \ k\Omega \end{array}$	958		ns	
SIp hold time (from SCKp↑) Note 1	tKSI1	$\begin{array}{l} 2.7 \ V \leq V_{DD} \leq 3.6 \ V, \ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 30 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$	38		ns	
		$\begin{array}{l} 2.4 \; V \leq V_{DD} < 3.3 \; V , \; 1.6 \; V \leq V_b \leq 2.0 \; V \; \mbox{Note 3}, \\ C_b = 30 \; pF , \; R_b = 5.5 \; k\Omega \end{array}$	38		ns	
Delay time from SCKp↓ to SOp output ^{Note 1}	tKSO1	$\begin{array}{l} 2.7 \ V \leq V_{DD} \leq 3.6 \ V, \ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 30 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$		390	ns	
		$\begin{array}{l} 2.4 \ V \leq V_{DD} < 3.3 \ V, \ 1.6 \ V \leq V_{b} \leq 2.0 \ V \ ^{Note \ 3}, \\ C_{b} = 30 \ pF, \ R_{b} = 5.5 \ k\Omega \end{array}$		966	ns	
SIp setup time (to SCKp↓) ^{Note 2}	tSIK1	$\begin{array}{l} 2.7 \ V \leq V_{DD} \leq 3.6 \ V, \ 2.3 \ V \leq V_{b} \leq 2.7 \ V, \\ C_{b} = 30 \ pF, \ R_{b} = 2.7 \ k\Omega \end{array}$	88		ns	
		$\begin{array}{l} 2.4 \ V \leq V_{DD} < 3.3 \ V, \ 1.6 \ V \leq V_{b} \leq 2.0 \ V \ ^{Note \ 3}, \\ C_{b} = 30 \ pF, \ R_{b} = 5.5 \ k\Omega \end{array}$	220		ns	
SIp hold time (from SCKp↓) ^{Note 2}	tKSI1	$\begin{array}{l} 2.7 \ V \leq V_{DD} \leq 3.6 \ V, \ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 30 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$	38		ns	
		$\begin{array}{l} 2.4 \ V \leq V_{DD} < 3.3 \ V, \ 1.6 \ V \leq V_b \leq 2.0 \ V \ \mbox{Note 3}, \\ C_b = 30 \ pF, \ R_b = 5.5 \ k\Omega \end{array}$	38		ns	
Delay time from SCKp↑ to SOp output ^{Note 2}	tKSO1	$\begin{array}{l} 2.7 \ V \leq V_{DD} \leq 3.6 \ V, \ 2.3 \ V \leq V_{b} \leq 2.7 \ V, \\ C_{b} = 30 \ pF, \ R_{b} = 2.7 \ k\Omega \end{array}$		50	ns	
		$\begin{array}{l} 2.4 \ V \leq V_{DD} < 3.3 \ V, \ 1.6 \ V \leq V_{b} \leq 2.0 \ V \ ^{Note \ 3}, \\ C_{b} = 30 \ pF, \ R_{b} = 5.5 \ k\Omega \end{array}$		50	ns	

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}, \text{V}_{SS} = 0 \text{ V})$

(2/2)

Note 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.

Note 2. When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Note 3. Use it with $V_{DD} \ge V_b$.

Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

(**Remarks** are listed on the next page.)



(8) Communication at different potential (1.8 V, 2.5 V) (simplified I²C mode)

Deremeter	Cumphal	Conditions	HS (high-speed	L In:it	
Parameter	Symbol	Conditions	MIN.	MAX.	Unit
SCLr clock frequency	fSCL	$\begin{array}{l} 2.7 \; V \leq V_{DD} \leq 3.6 \; V, 2.3 \; V \leq V_{b} < 2.7 \; V, \\ C_{b} = 50 \; pF, \; R_{b} = 2.7 \; k\Omega \end{array}$		400 Note 1	kHz
		$\begin{array}{l} 2.7 \ V \leq V_{DD} \leq 3.6 \ V, \ 2.3 \ V \leq V_{b} < 2.7 \ V, \\ C_{b} = 100 \ pF, \ R_{b} = 2.7 \ k\Omega \end{array}$		100 Note 1	kHz
		$\begin{array}{l} 2.4 \; V \leq V_{DD} < 3.3 \; V, \; 1.6 \; V \leq V_{b} \leq 2.0 \; V \; ^{Note \; 2}, \\ C_{b} = 100 \; pF, \; R_{b} = 5.5 \; k\Omega \end{array}$		100 Note 1	kHz
Hold time when SCLr = "L"	tLOW	$\begin{array}{l} 2.7 \; V \leq V_{DD} \leq 3.6 \; V, 2.3 \; V \leq V_{b} < 2.7 \; V, \\ C_{b} = 50 \; pF, \; R_{b} = 2.7 \; k\Omega \end{array}$	1200		ns
		$2.7 \text{ V} \le \text{V}_{\text{DD}} \le 3.6 \text{ V}, 2.3 \text{ V} \le \text{V}_{\text{b}} < 2.7 \text{ V},$ Cb = 100 pF, Rb = 2.7 kΩ	4600		ns
		$\begin{array}{l} 2.4 \; V \leq V_{DD} < 3.3 \; V, \; 1.6 \; V \leq V_{b} \leq 2.0 \; V \; ^{Note \; 2}, \\ C_{b} = 100 \; pF, \; R_{b} = 5.5 \; k\Omega \end{array}$	4650		ns
Hold time when SCLr = "H" thigh	thigh	$\begin{array}{l} 2.7 \ \text{V} \leq \text{V}_{\text{DD}} \leq 3.6 \ \text{V}, \ 2.3 \ \text{V} \leq \text{V}_{\text{b}} < 2.7 \ \text{V}, \\ \text{C}_{\text{b}} = 50 \ \text{pF}, \ \text{R}_{\text{b}} = 2.7 \ \text{k}\Omega \end{array}$	500		ns
		$\begin{array}{l} 2.7 \ V \leq V_{DD} \leq 3.6 \ V, \ 2.3 \ V \leq V_{b} < 2.7 \ V, \\ C_{b} = 100 \ pF, \ R_{b} = 2.7 \ k\Omega \end{array}$	2400		ns
		$ \begin{array}{l} 2.4 \; V \leq V_{DD} < 3.3 \; V, \; 1.6 \; V \leq V_{b} \leq 2.0 \; V \; ^{Note \; 2}, \\ C_{b} = 100 \; pF, \; R_{b} = 5.5 \; k\Omega \end{array} $	1830		ns
Data setup time (reception)	tsu:dat	$\begin{array}{l} 2.7 \ V \leq V_{DD} \leq 3.6 \ V, \ 2.3 \ V \leq V_{b} < 2.7 \ V, \\ C_{b} = 50 \ pF, \ R_{b} = 2.7 \ k\Omega \end{array}$	1/fMCK + 340 Note 3		ns
		$\begin{array}{l} 2.7 \ V \leq V_{DD} \leq 3.6 \ V, \ 2.3 \ V \leq V_{b} < 2.7 \ V, \\ C_{b} = 100 \ pF, \ R_{b} = 2.7 \ k\Omega \end{array}$	1/fMCK + 760 Note 3		ns
		$\begin{array}{l} 2.4 \; V \leq V_{DD} < 3.3 \; V, \; 1.6 \; V \leq V_{b} \leq 2.0 \; V \; ^{Note \; 2}, \\ C_{b} = 100 \; pF, \; R_{b} = 5.5 \; k\Omega \end{array}$	1/fMCK + 570 Note 3		ns
Data hold time (transmission)	thd:dat	$\begin{array}{l} 2.7 \ V \leq V_{DD} \leq 3.6 \ V, \ 2.3 \ V \leq V_{b} < 2.7 \ V, \\ C_{b} = 50 \ pF, \ R_{b} = 2.7 \ k\Omega \end{array}$	0	770	ns
		$\begin{array}{l} 2.7 \ V \leq V_{DD} \leq 3.6 \ V, \ 2.3 \ V \leq V_{b} < 2.7 \ V, \\ C_{b} = 100 \ pF, \ R_{b} = 2.7 \ k\Omega \end{array}$	0	1420	ns
		$\begin{array}{l} 2.4 \; V \leq V_{DD} < 3.3 \; V, \; 1.6 \; V \leq V_{b} \leq 2.0 \; V \; ^{Note \; 2}, \\ C_{b} = 100 \; pF, \; R_{b} = 5.5 \; k\Omega \end{array}$	0	1215	ns

Note 1. The value must be equal to or less than fMCK/4.

Note 2. Use it with $V_{DD} \ge V_b$.

Note 3. Set the fMCK value to keep the hold time of SCLr = "L" and SCLr = "H".

Caution Select the TTL input buffer and the N-ch open drain output (VDD tolerance) mode for the SDAr pin and the N-ch open drain output (VDD tolerance) mode for the SCLr pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

(**Remarks** are listed on the next page.)



Timing of UDP and UDM



(2) BC standard

(TA = -40 to +105°C, 4.35 V \leq UVBUS \leq 5.25 V, 2.4 V \leq VDD \leq 3.6 V, VSS = 0 V)

	Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
USB	UDP sink current	IDP_SINK		25	100	175	μΑ
standard	UDM sink current	IDM_SINK		25	100	175	μΑ
BC1.2	DCD source current	IDP_SRC		7	10	13	μΑ
	Data detection voltage	VDAT_REF		0.25	0.325	0.4	V
	UDP source voltage	VDP_SRC	Output current 250 µA	0.5	0.6	0.7	V
	UDM source voltage	VDM_SRC	Output current 250 µA	0.5	0.6	0.7	V



(4) When reference voltage (+) = AVDD (ADREFP1 = 0, ADREFP0 = 0), reference voltage (-) = AVss (ADREFM = 0), conversion target: ANI16 to ANI21, internal reference voltage, temperature sensor output voltage

 $(TA = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{VDD} \le 3.6 \text{ V}, 2.4 \text{ V} \le \text{AVDD} = \text{VDD} \le 3.6 \text{ V}, \text{Vss} = 0 \text{ V}, \text{AVss} = 0 \text{ V}, \text{Reference voltage (+)} = \text{AVDD}, \text{Reference voltage (-)} = \text{AVss} = 0)$

Parameter	Symbol	Conc	litions	MIN.	TYP.	MAX.	Unit
Resolution	Res		$2.4 \text{ V} \le \text{AV}_{\text{DD}} \le 3.6 \text{ V}$	8		12	bit
Overall error Note 1	AINL	12-bit resolution	$2.4 \text{ V} \leq \text{AVDD} \leq 3.6 \text{ V}$			±8.5	LSB
Conversion time	t CONV	ADTYP = 0, 12-bit resolution	$2.4 \text{ V} \le \text{AV}\text{DD} \le 3.6 \text{ V}$	4.125			μs
Zero-scale error Note 1	Ezs	12-bit resolution	$2.4 \text{ V} \leq \text{AV}\text{DD} \leq 3.6 \text{ V}$			±8.0	LSB
Full-scale error Note 1	Efs	12-bit resolution	$2.4 \text{ V} \leq \text{AV}\text{DD} \leq 3.6 \text{ V}$			±8.0	LSB
Integral linearity error Note 1	ILE	12-bit resolution	$2.4 \text{ V} \le \text{AV}\text{DD} \le 3.6 \text{ V}$			±3.5	LSB
Differential linearity error Note 1	DLE	12-bit resolution	2.4 V ≤ AVDD ≤ 3.6 V			±2.5	LSB
Analog input voltage	VAIN		·	0		AVDD	V
		Internal reference voltage (2.4 V ≤ VDD ≤ 3.6 V, HS	١	BGR Note	2		
		Temperature sensor output voltage (2.4 V \leq VDD \leq 3.6 V, HS (high-speed main) mode)			TMP25 Note	2	

Note 1. Excludes quantization error (±1/2 LSB).

Note 2. Refer to 3.6.2 Temperature sensor, internal reference voltage output characteristics.

Caution Always use AVDD pin with the same potential as the VDD pin.



(5) When reference voltage (+) = Internal reference voltage (1.45 V) (ADREFP1 = 1, ADREFP0 = 0), reference voltage (-) = AVss (ADREFM = 0), conversion target: ANI0 to ANI6, ANI16 to ANI21

(TA = -40 to +105°C, 2.4 V \leq VDD \leq 3.6 V, 2.4 V \leq VDD, 2.4 V \leq AVDD = VDD, Vss = 0 V, AVss = 0 V, Reference voltage (+) = internal reference voltage, Reference voltage (-) = AVss = 0 V, HS (high-speed main) mode)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Resolution	Res			8		bit
Conversion time	tCONV	8-bit resolution	16.0			μs
Zero-scale error Note	Ezs	8-bit resolution			±4.0	LSB
Integral linearity error Note	ILE	8-bit resolution			±2.0	LSB
Differential linearity error Note	DLE	8-bit resolution			±2.5	LSB
Reference voltage (+)	AVREF(+)	= Internal reference voltage (VBGR)	1.38	1.45	1.5	V
Analog input voltage	VAIN		0		Vbgr	V

Note Excludes quantization error (±1/2 LSB).

Caution Always use AVDD pin with the same potential as the VDD pin.

3.6.2 Temperature sensor, internal reference voltage output characteristics

		_				
Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Temperature sensor output voltage	VTMPS25	Setting ADS register = 80H, TA = +25°C		1.05		V
Internal reference voltage	Vbgr	Setting ADS register = 81H	1.38	1.45	1.5	V
Temperature coefficient	FVTMPS	Temperature sensor output voltage that depends on the temperature		-3.6		mV/°C
Operation stabilization wait time	tamp		10			us

(TA = -40 to +105°C, 2.4 V ≤ VDD ≤ 3.6 V, Vss = 0 V (HS (high-speed main) mode))

3.6.3 D/A converter characteristics

$(TA = -40 \text{ to } +105^{\circ}C, 2.4 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}, \text{V}_{SS} = 0 \text{ V})$

Parameter	Symbol	Con	MIN.	TYP.	MAX.	Unit	
Resolution	Res					8	bit
Overall error	AINL	Rload = 4 M Ω	$2.4 \text{ V} \leq \text{VDD} \leq 3.6 \text{ V}$			±2.5	LSB
		Rload = 8 MΩ	$2.4 \text{ V} \leq \text{VDD} \leq 3.6 \text{ V}$			±2.5	LSB
Settling time	t SET	Cload = 20 pF	$2.7 \text{ V} \leq \text{VDD} \leq 3.6 \text{ V}$			3	μs
			$2.4 \text{ V} \leq \text{V}_{\text{DD}} < 2.7 \text{ V}$			6	μs



4.2 85-pin products

R5F110NEALA, R5F110NFALA, R5F110NGALA, R5F110NHALA, R5F110NJALA R5F111NEALA, R5F111NFALA, R5F111NGALA, R5F111NHALA, R5F111NJALA R5F110NEGLA, R5F110NFGLA, R5F110NGGLA, R5F110NHGLA, R5F110NJGLA R5F111NEGLA, R5F111NFGLA, R5F111NGGLA, R5F111NHGLA, R5F111NJGLA

JEITA Package code	RENESAS code	Previous code	MASS(TYP.)[g]
P-VFLGA85-7x7-0.65	PVLG0085JA-A	P85FC-65-BN4	0.1



C 2013 Renesas Electronics Corporation. All rights reserved.



REVISION HISTORY

RL78/L1C Datasheet

Boy	Date	Description	
Rev.		Page	Summary
0.01	Oct 15, 2012	_	First Edition issued
1.00	Nov 18, 2013	1, 2	Modification of 1.1 Features
		3, 4	Modification of 1.2 Ordering Information
		5 to 8	Modification of package type in 1.3 Pin Configuration (Top View)
		14 to 17	Modification of vectored interrupt sources in 1.6 Outline of Functions
		14 to 17	Modification of operating ambient temperature in 1.6 Outline of Functions
		19 to 21	Modification of description in tables in 2.1 Absolute Maximum Ratings
		22, 23	Modification of description in 2.2 Oscillator Characteristics
		25	Modification of low-level output current in 2.3.1 Pin characteristics
		26	Modification of error of high-level input voltage conditions in 2.3.1 Pin characteristics
		26	Modification of error of low-level input voltage conditions in 2.3.1 Pin characteristics
		27	Modification of low-level output voltage in 2.3.1 Pin characteristics
		28	Modification of error of internal pull-up resistor conditions in 2.3.1 Pin characteristics
		29 to 34	Modification of 2.3.2 Supply current characteristics
		35, 36	Modification of 2.4 AC Characteristics
		37, 38	Addition of minimum instruction execution time during main system clock operation
		41 to 63	Addition of LS mode and LV mode characteristics in 2.5.1 Serial array unit
		64 to 66	Addition of LS mode and LV mode characteristics in 2.5.2 Serial interface IICA
		67, 68	Modification of conditions in 2.5.3 USB
		69	Addition of (3) BC option standard in 2.5.3 USB
		70 to 75	Addition of characteristics about conversion of internal reference voltage and temperature sensor in 2.6.1 A/D converter characteristics
		76	Addition of characteristic in 2.6.4 Comparator
		76	Deletion of detection delay in 2.6.5 POR circuit characteristics
		78	Modification of 2.7 Power supply voltage rising slope characteristics
		79 to 82	Modification of 2.8 LCD Characteristics
		83	Modification of 2.9 Data Memory STOP Mode Low Supply Voltage Data Retention Characteristics
		83	Modification of 2.10 Flash Memory Programming Characteristics
		84	Addition of 2.12 Timing Specs for Switching Modes
		85 to 144	Addition of 3. ELECTRICAL SPECIFICATIONS (G: TA = -40 to +105°C)
2.00	Feb 21, 2014	All	Addition of 85-pin product information
		All	Modification from 80-pin to 80/85-pin
		All	Modification from $x = M$, P to $x = M$, N, P
		All	Modification from high-accuracy real-time clock to real-time clock 2
		All	Modification from RTC to RTC2
		1	Modification of 1.1 Features
		3	Modification of 1.2 Ordering Information

C Datasheet
С

SuperFlash is a registered trademark of Silicon Storage Technology, Inc. in several countries including the United States and Japan.

Caution: This product uses SuperFlash[®] technology licensed from Silicon Storage Technology, Inc.

All trademarks and registered trademarks are the property of their respective owners.