

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"


Details	
Product Status	Active
Core Processor	RL78
Core Size	16-Bit
Speed	24MHz
Connectivity	CSI, I ² C, LINbus, UART/USART
Peripherals	LCD, LVD, POR, PWM, WDT
Number of I/O	73
Program Memory Size	192KB (192K x 8)
Program Memory Type	FLASH
EEPROM Size	8K x 8
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 3.6V
Data Converters	A/D 13x8/12b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-LFQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f111phafb-30

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

RL78/L1C 1. OUTLINE

1.5.3 100-pin products (with USB)



2. ELECTRICAL SPECIFICATIONS (TA = -40 to +85°C)

This chapter describes the electrical specifications for the products A: Consumer applications (TA = -40 to +85°C) and G: Industrial applications (when used in the range of TA = -40 to +85°C).

- Caution 1. The RL78 microcontroller has an on-chip debug function, which is provided for development and evaluation. Do not use the on-chip debug function in products designated for mass production, because the guaranteed number of rewritable times of the flash memory may be exceeded when this function is used, and product reliability therefore cannot be guaranteed. Renesas Electronics is not liable for problems occurring when the on-chip debug function is used.
- Caution 2. The pins mounted depend on the product. Refer to 2.1 Port Function to 2.2.1 With functions for each product in the RL78/L1C User's Manual.

Absolute Maximum Ratings (TA = 25°C)

(2/3)

Parameter	Symbols		Conditions	Ratings	Unit
LCD voltage	VLI1	V _{L1} input voltage [§]	Note 1	-0.3 to +2.8	V
	VLI2	VL2 input voltage ¹	Note 1	-0.3 to +6.5	V
	VLI3	VL3 input voltage	Note 1	-0.3 to +6.5	V
	VLI4	VL4 input voltage	Note 1	-0.3 to +6.5	V
	VLI5	CAPL, CAPH inpu	ıt voltage ^{Note 1}	-0.3 to +6.5	V
	VLO1	V _L 1 output voltage		-0.3 to +2.8	V
	VLO2	VL2 output voltage		-0.3 to +6.5	V
	VLO3	VL3 output voltage		-0.3 to +6.5	V
	VLO4	V _L 4 output voltage		-0.3 to +6.5	V
	VLO5	CAPL, CAPH outp	out voltage	-0.3 to +6.5	V
	VLO6	COM0 to COM7	External resistance division method	-0.3 to VDD + 0.3 Note 2	V
		SEG0 to SEG55 output voltage	Capacitor split method	-0.3 to VDD + 0.3 Note 2	V
		output voltage	Internal voltage boosting method	-0.3 to VLI4 + 0.3 Note 2	V

- Note 1. This value only indicates the absolute maximum ratings when applying voltage to the VL1, VL2, VL3, and VL4 pins; it does not mean that applying voltage to these pins is recommended. When using the internal voltage boosting method or capacitance split method, connect these pins to Vss via a capacitor (0.47 ± 30%) and connect a capacitor (0.47 ± 30%) between the CAPL and CAPH pins.
- Note 2. Must be 6.5 V or lower.

Caution

Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Absolute Maximum Ratings (TA = 25°C)

(3/3)

Aboolato maximam na	9- (200,					
Parameter	Symbols		Conditions	Ratings	Unit		
Output current, high	Іон1	Per pin	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P46, P50 to P57, P70 to P77, P80 to P83, P125 to P127, P130, P140 to P143	-40	mA		
		Total of all	P40 to P46	-70	mA		
		pins -170 mA	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P50 to P57, P70 to P77, P80 to P83, P125 to P127, P130, P140 to P143	-100	mA		
	Іон2	Per pin	P150 to P156	-0.1	mA		
		Total of all pins		-0.7	mA		
	І ОН3	Per pin	UDP, UDM	-3	mA		
Output current, low	IOL1	Per pin	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P46, P50 to P57, P60, P61, P70 to P77, P80 to P83, P125 to P127, P130, P140 to P143	40	mA		
		Total of all	P40 to P46	70	mA		
		pins 170 mA	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P50 to P57, P70 to P77, P80 to P83, P125 to P127, P130, P140 to P143	100	mA		
	IOL2	Per pin	P150 to P156	0.4	mA		
		Total of all pins		2.8	mA		
	IOL3	Per pin	UDP, UDM	3	mA		
Operating ambient temperature	ТА		poperation mode mory programming mode	-40 to +85	°C		
Storage temperature	Tstg			-65 to +150	°C		

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter.

That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

2.3 DC Characteristics

2.3.1 Pin characteristics

$(TA = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{AVDD} = \text{VDD} \le 3.6 \text{ V}, \text{Vss} = 0 \text{ V})$

Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Output current, high Note 1	Іон1	Per pin for P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P46, P50 to P57, P70 to P77, P80 to P83, P125 to P127, P130, P140 to P143				-10.0 Note 2	mA
		Total of P00 to P07, P10 to P17, P20 to P27,	2.7 V ≤ VDD ≤ 3.6 V			-15.0	mA
		P30 to P37, P40 to P46, P50 to P57, P70 to P77, P80 to P83, P125 to P127, P130.	1.8 V ≤ VDD < 2.7 V			-7.0	mA
		P140 to P143 (When duty ≤ 70% Note 3)	1.6 V ≤ VDD < 1.8 V			-3.0	mA
	IOH2	Per pin for P150 to P156	1.6 V ≤ VDD ≤ 3.6 V			-0.1 Note 2	mA
		Total of all pins	1.6 V ≤ VDD ≤ 3.6 V			-0.7	mA

Note 1. Value of current at which the device operation is guaranteed even if the current flows from the VDD pin to an output pin.

Note 2. However, do not exceed the total current value.

Note 3. Specification under conditions where the duty factor $\leq 70\%$.

The output current value that has changed to the duty factor > 70% the duty ratio can be calculated with the following expression (when changing the duty factor from 70% to n%).

• Total output current of pins = $(IOH \times 0.7)/(n \times 0.01)$

<Example> Where n = 80% and IOH = -10.0 mA

Total output current of pins = $(-10.0 \times 0.7)/(80 \times 0.01) \approx -8.7$ mA

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

Caution P00 to P02, P10 to P12, P24 to P26, P33 to P35, and P42 to P44 do not output high level in N-ch open-drain mode.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.



<R>

<R>

2.3.2 Supply current characteristics

(TA = -40 to +85°C, 1.6 V \leq VDD \leq 3.6 V, Vss = 0 V)

(1/2)

Parameter	Symbol			Conditions			MIN.	TYP.	MAX.	Unit
Supply	IDD1	Operating	HS	fHOCO = 48 MHz Note 3,	Basic	VDD = 3.6 V		2.2	2.8	mA
current Note 1		mode	(high-speed main) mode Note 5	fih = 24 MHz Note 3	operation	VDD = 3.0 V		2.2	2.8	
			mode Note 3		Normal	VDD = 3.6 V		4.4	8.5	
					operation	VDD = 3.0 V		4.4	8.5	
				fHOCO = 24 MHz Note 3,	Basic	VDD = 3.6 V		2.0	2.6	
				fih = 24 MHz Note 3	operation	VDD = 3.0 V		2.0	2.6	
					Normal	VDD = 3.6 V		4.2	6.8	
					operation	V _{DD} = 3.0 V		4.2	6.8	
				fHOCO = 16 MHz Note 3,	Normal	VDD = 3.6 V		3.1	4.9	
				fih = 16 MHz Note 3	operation	V _{DD} = 3.0 V		3.1	4.9	
		LS	, , ,	Normal	VDD = 3.0 V		1.4	2.2	mA	
		(low-speed main) mode Note 5	fiH = 8 MHz Note 3	operation	VDD = 2.0 V		1.4	2.2		
			LV	fHOCO = 4 MHz Note 3,	Normal	VDD = 3.0 V		1.3	1.8	mA
			(low-voltage main) mode Note 5	fiH = 4 MHz Note 3	operation	VDD = 2.0 V		1.3	1.8	
			HS	fmx = 20 MHz Note 2,	Normal	Square wave input		3.5	5.5	mA
			(high-speed main)	VDD = 3.6 V	operation	Resonator connection		3.6	5.7	
			mode Note 5	fmx = 20 MHz Note 2,	Normal	Square wave input		3.5	5.5	
				VDD = 3.0 V	operation	Resonator connection		3.6	5.7	
				fmx = 16 MHz Note 2, VDD = 3.6 V	Normal	Square wave input		2.9	4.5	
			LS		operation	Resonator connection		3.1	4.6	
				fmx = 16 MHz Note 2, VDD = 3.0 V	Normal	Square wave input		2.9	4.5	
					operation	Resonator connection		3.1	4.6	
				fmx = 10 MHz Note 2,	Normal	Square wave input		2.1	3.2	
				VDD = 3.6 V	operation Normal	Resonator connection		2.2	3.2	
				fmx = 10 MHz Note 2,		Square wave input		2.1	3.2	
				VDD = 3.0 V	operation	Resonator connection		2.2	3.2	
				fmx = 8 MHz Note 2,	Normal	Square wave input		1.2	2.0	mA
			(low-speed main)	VDD = 3.6 V	operation	Resonator connection		1.3	2.0)
			mode Note 5	fmx = 8 MHz Note 2,	Normal	Square wave input		1.2	2.1	
				VDD = 3.0 V	operation	Resonator connection		1.3	2.2	
			HS	fPLL = 48 MHz,	Normal	VDD = 3.6 V		4.7	7.5	mA
			(High-speed main)	fCLK = 24 MHz Note 2	operation	V _{DD} = 3.0 V		4.7	7.5	
			mode	fPLL = 48 MHz,	Normal	VDD = 3.6 V		3.1	5.1	
			(PLL operation)	fCLK = 12 MHz Note 2	operation	VDD = 3.0 V		3.1	5.1	
				fPLL = 48 MHz,	Normal	VDD = 3.6 V		2.3	3.9	
				fCLK = 6 MHz Note 2	operation	VDD = 3.0 V		2.3	3.9	
			Subsystem clock	fsuB = 32.768 kHz Note 4	Normal	Square wave input		4.6	6.9	μA
			operation	TA = -40°C	operation	Resonator connection		4.7	6.9	μπ
				fsuB = 32.768 kHz ^{Note 4}	Normal	Square wave input		4.9	7.0	
				TA = +25°C	operation	Resonator connection		5.0	7.2	ŀ
					Normal	Square wave input		5.0	7.6	1
				fsub = 32.768 kHz ^{Note 4} TA = +50°C	operation	Resonator connection				1
								5.2	7.7	1
			fsub = 32.768 kHz ^{Note 4} TA = +70°C	Normal operation	Square wave input		5.5	9.3	1	
			TA =			Resonator connection		5.6	9.4	1
					L L	Square wave input		6.2	13.3	1
	1			TA = +85°C	operation	Resonator connection		6.2	13.4	l

(Notes and Remarks are listed on the next page.)




(TA = -40 to +85°C, 1.6 V \leq AVDD = VDD \leq 3.6 V, Vss = 0 V)

(2/2)


Items	Symbol	Condition	ns	MIN.	TYP.	MAX.	Unit
TO00 to TO07, TKBO00,	fto	HS (high-speed main) mode	2.7 V ≤ VDD ≤ 3.6 V			8	MHz
TKBO01, TKBO10, TKBO11,			2.4 V ≤ VDD < 2.7 V			8	MHz
TKBO20, TKBO21 output frequency		LS (low-speed main) mode	1.8 V ≤ VDD ≤ 3.6 V			4	MHz
output inequality		LV (low-voltage main) mode	1.6 V ≤ VDD ≤ 3.6 V			2	MHz
PCLBUZ0, PCLBUZ1 output	fPCL	HS (high-speed main) mode	2.7 V ≤ VDD ≤ 3.6 V			8	MHz
frequency			2.4 V ≤ VDD < 2.7 V			8	MHz
		LS (low-speed main) mode	1.8 V ≤ VDD ≤ 3.6 V			4	MHz
		LV (low-voltage main) mode	1.8 V ≤ VDD ≤ 3.6 V			2	MHz
Interrupt input high-level width, low-level width	tinth, tintl	INTP0 to INTP7	1.6 V ≤ VDD ≤ 3.6 V	1			μs
Key interrupt input low-level	tkr	1.8 V ≤ VDD ≤ 3.6 V		250			ns
width		1.6 V ≤ VDD < 1.8 V		1			μs
TMKB2 forced output stop input	tihr	INTP0 to INTP7	fclk > 16 MHz	125			ns
high-level width			fclk ≤ 16 MHz	2			fclk
RESET low-level width	trsl		•	10			μs

Minimum Instruction Execution Time during Main System Clock Operation


Tcy vs VDD (HS (high-speed main) mode)




Key Interrupt Input Timing



Timer KB2 Input Timing



RESET Input Timing



(6) Communication at different potential (1.8 V, 2.5 V) (UART mode)

$(TA = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{VDD} \le 3.6 \text{ V}, \text{Vss} = 0 \text{ V})$

(1/2)

Parameter	ameter Symbol		Conditions	HS (high-speed main) Mode		LS (low-speed main) Mode		LV (low	Unit	
			<u></u>		MAX.	MIN.	MAX.	MIN.	MAX.	
Transfer rate Notes 1, 2		reception	2.7 V ≤ VDD ≤ 3.6 V, 2.3 V ≤ Vb ≤ 2.7 V		fMCK/6 Note 1		fMCK/6 Note 1		fMCK/6 Note 1	bps
			Theoretical value of the maximum transfer rate fMCK = fCLK Note 4		4.0		1.3		0.6	Mbps
			1.8 V ≤ VDD < 3.3 V, 1.6 V ≤ Vb ≤ 2.0 V		fMCK/6 Notes 1, 2, 3		fMCK/6 Notes 1, 2, 3		fMCK/6 Notes 1, 2, 3	bps
			Theoretical value of the maximum transfer rate fMCK = fCLK Note 4		4.0		1.3		0.6	Mbps

- **Note 1.** Transfer rate in the SNOOZE mode is 4,800 bps only.
- **Note 2.** Use it with $VDD \ge Vb$.
- Note 3. The following conditions are required for low voltage interface.

 $2.4 \text{ V} \le \text{VDD} < 2.7 \text{ V}:$ MAX. 2.6 Mbps $1.8 \text{ V} \le \text{VDD} < 2.4 \text{ V}:$ MAX. 1.3 Mbps $1.6 \text{ V} \le \text{VDD} < 1.8 \text{ V}:$ MAX. 0.6 Mbps

Note 4. The maximum operating frequencies of the CPU/peripheral hardware clock (fclk) are:

HS (high-speed main) mode: $24 \text{ MHz} (2.7 \text{ V} \leq \text{VDD} \leq 3.6 \text{ V})$

16 MHz $(2.4 \text{ V} \leq \text{VDD} \leq 3.6 \text{ V})$

LS (low-speed main) mode: 8 MHz (1.8 V \leq VDD \leq 3.6 V) LV (low-voltage main) mode: 4 MHz (1.6 V \leq VDD \leq 3.6 V)

Caution Select the TTL input buffer for the RxDq pin and the N-ch open drain output (VDD tolerance) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

- Remark 1. Vb[V]: Communication line voltage
- **Remark 2.** q: UART number (q = 0 to 3), g: PIM and POM number (g = 0 to 3)
- Remark 3. fMCK: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,

n: Channel number (mn = 00 to 03, 10 to 13))

(5) When reference voltage (+) = AVDD (ADREFP1 = 0, ADREFP0 = 0), reference voltage (-) = AVss (ADREFM = 0), conversion target: ANI16 to ANI21, internal reference voltage, temperature sensor output voltage

(TA = -40 to +85°C, 1.6 V \leq VDD \leq 3.6 V, 1.6 V \leq AVDD = VDD \leq 3.6 V, Vss = 0 V, AVss = 0 V, Reference voltage (+) = AVDD, Reference voltage (-) = AVss = 0 V)

Parameter	Symbol	Cor	nditions	MIN.	TYP.	MAX.	Unit
Resolution	Res		2.4 V ≤ AVDD ≤ 3.6 V	8		12	bit
			1.8 V ≤ AVDD ≤ 3.6 V	8		10 Note 1	
			1.6 V ≤ AVDD ≤ 3.6 V		8 Note 2		
Overall error Note 3	AINL	12-bit resolution	2.4 V ≤ AVDD ≤ 3.6 V			±8.5	LSB
		10-bit resolution	1.8 V ≤ AVDD ≤ 3.6 V			±6.0	
		8-bit resolution	1.6 V ≤ AVDD ≤ 3.6 V			±3.5	
Conversion time	tconv	ADTYP = 0, 12-bit resolution	2.4 V ≤ AVDD ≤ 3.6 V	4.125			μs
		ADTYP = 0, 10-bit resolution Note 1	1.8 V ≤ AVDD ≤ 3.6 V	9.5			
		ADTYP = 0, 8-bit resolution Note 2	1.6 V ≤ AVDD ≤ 3.6 V	57.5			
		ADTYP = 1,	2.4 V ≤ AVDD ≤ 3.6 V	3.3125			
		8-bit resolution	1.8 V ≤ AVDD ≤ 3.6 V	7.875			
			1.6 V ≤ AVDD ≤ 3.6 V	54.25			
Zero-scale error Note 3	Ezs	12-bit resolution	2.4 V ≤ AVDD ≤ 3.6 V			±8.0	LSB
		10-bit resolution	1.8 V ≤ AVDD ≤ 3.6 V			±5.5	
		8-bit resolution	1.6 V ≤ AVDD ≤ 3.6 V			±3.0	
Full-scale error Note 3	EFS	12-bit resolution	2.4 V ≤ AVDD ≤ 3.6 V			±8.0	LSB
		10-bit resolution	1.8 V ≤ AVDD ≤ 3.6 V			±5.5	
		8-bit resolution	1.6 V ≤ AVDD ≤ 3.6 V			±3.0	
Integral linearity error	ILE	12-bit resolution	2.4 V ≤ AVDD ≤ 3.6 V			±3.5	LSB
Note 3		10-bit resolution	1.8 V ≤ AVDD ≤ 3.6 V			±2.5	
		8-bit resolution	1.6 V ≤ AVDD ≤ 3.6 V			±1.5	
Differential linearity error	DLE	12-bit resolution	2.4 V ≤ AVDD ≤ 3.6 V			±2.5	LSB
Note 3		10-bit resolution	1.8 V ≤ AVDD ≤ 3.6 V			±2.5	
		8-bit resolution	1.6 V ≤ AVDD ≤ 3.6 V			±2.0	
Analog input voltage	VAIN		•	0		AVDD	V
		Internal reference voltage (2.4 V ≤ VDD ≤ 3.6 V, HS	je S (high-speed main) mode)	VBGR Note 4			
		·	Temperature sensor output voltage (2.4 V ≤ VDD ≤ 3.6 V, HS (high-speed main) mode)			: 4	

Note 1. Cannot be used for lower 2 bits of ADCR register

 ${\bf Caution} \qquad {\bf Always} \ {\bf use} \ {\bf AVDD} \ {\bf pin} \ {\bf with} \ {\bf the} \ {\bf same} \ {\bf potential} \ {\bf as} \ {\bf the} \ {\bf VDD} \ {\bf pin}.$



Note 2. Cannot be used for lower 4 bits of ADCR register

Note 3. Excludes quantization error (±1/2 LSB).

Note 4. Refer to 2.6.2 Temperature sensor, internal reference voltage output characteristics.

2.8.3 Capacitor split method

(1) 1/3 bias method

 $(TA = -40 \text{ to } +85^{\circ}C, 2.2 \text{ V} \le \text{VDD} \le 3.6 \text{ V}, \text{Vss} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
VL4 voltage	VL4	C1 to C4 = 0.47 µF Note 2		VDD		V
VL2 voltage	VL2	C1 to C4 = 0.47 µF Note 2	2/3 VL4 - 0.1	2/3 VL4	2/3 V _{L4} + 0.1	V
VL1 voltage	VL1	C1 to C4 = 0.47 µF Note 2	1/3 VL4 - 0.1	1/3 VL4	1/3 VL4 + 0.1	V
Capacitor split wait time Note 1	tvwait		100			ms

Note 1. This is the wait time from when voltage bucking is started (VLCON = 1) until display is enabled (LCDON = 1).

Note 2. This is a capacitor that is connected between voltage pins used to drive the LCD.

C1: A capacitor connected between CAPH and CAPL

C2: A capacitor connected between VL1 and GND

C3: A capacitor connected between VL2 and GND

C4: A capacitor connected between VL4 and GND

 $C1 = C2 = C3 = C4 = 0.47 \mu F \pm 30\%$

3.2 Oscillator Characteristics

3.2.1 X1 and XT1 oscillator characteristics

$(TA = -40 \text{ to } +105^{\circ}C, 2.4 \text{ V} \le \text{VDD} \le 3.6 \text{ V}, \text{Vss} = 0 \text{ V})$

Parameter	Resonator	Conditions	MIN.	TYP.	MAX.	Unit
X1 clock oscillation frequency (fx)	Ceramic resonator/crystal resonator	2.7 V ≤ VDD ≤ 3.6 V	1.0		20.0	MHz
Note		2.4 V ≤ VDD < 2.7 V	1.0		16.0	
XT1 clock oscillation frequency	Crystal resonator		32	32.768	35	kHz
(fxr) Note						

Note Indicates only permissible oscillator frequency ranges. Refer to AC Characteristics for instruction execution time.

Request evaluation by the manufacturer of the oscillator circuit mounted on a board to check the oscillator characteristics.

Caution Since the CPU is started by the high-speed on-chip oscillator clock after a reset release, check the X1 clock oscillation stabilization time using the oscillation stabilization time counter status register (OSTC) by the user.

Determine the oscillation stabilization time of the OSTC register and the oscillation stabilization time select register (OSTS) after sufficiently evaluating the oscillation stabilization time with the resonator to be used.

Remark When using the X1 and XT1 oscillator, refer to 5.4 System Clock Oscillator in the RL78/L1C User's Manual.

(TA = -40 to +105°C, 2.4 V \leq VDD \leq 3.6 V, Vss = 0 V)

Parameter	Symbol	<u> </u>	Condition	ne		MIN.	TYP.	MAX.	Unit
Low-speed	Symbol IFIL Note 1		Conditio	פות		IVIIIN.	0.20	IVIAA.	
on-chip oscillator operating current	IEIT More I						0.20		μA
RTC2 operating current	IRTC Notes 1, 3						0.02		μA
12-bit interval timer operating current	ITMKA Notes 1, 2, 4						0.02		μA
Watchdog timer operating current	IWDT Notes 1, 2, 5	fiL = 15 kHz					0.22		μA
A/D converter operating current	IADC Notes 6, 7	AVDD = 3.0 V, whe	n conversion at maximu	m speed			422	720	μA
AVREF (+) current	IAVREF Note 8	AVDD = 3.0 V, ADF	REFP1 = 0, ADREFP0 =	0 Note 7			14.0	25.0	μA
		AVREFP = 3.0 V, AI	DREFP1 = 0, ADREFP0	= 1 Note 10			14.0	25.0	
		ADREFP1 = 1, AD	REFP0 = 0 Note 1				14.0	25.0	
A/D converter reference voltage current	IADREF Notes 1, 9	VDD = 3.0 V			75.0		μА		
Temperature sensor operating current	ITMPS Note 1				78		μΑ		
D/A converter operating current	IDAC Notes 1, 11	Per D/A converter	channel				0.53	1.5	mA
Comparator	ICMP	VDD = 3.6 V,	Window mode				12.5		μΑ
operating current	Notes 1, 12	Regulator output voltage = 2.1 V	Comparator high-spee	ed mode			4.5		μΑ
		_	Comparator low-speed	d mode			1.2		μA
LVD operating current	ILVD Notes 1, 13						0.06		μA
Self-programming operating current	IFSP Notes 1, 14						2.50	12.20	mA
BGO operating current	IBGO Notes 1, 15						1.68	12.20	mA
SNOOZE	ISNOZ Note 1	ADC operation	The mode is performe	d Note 16			0.34	1.10	mA
operating current			The A/D conversion opmode, AVREFP = VDD		erformed, Low voltage		0.53	2.04	
		CSI/UART operation	on				0.70	1.54	mA
LCD operating current	ILCD1 Notes 17, 18	External resistance division method	fLCD = fSUB LCD clock = 128 Hz	1/3 bias 4-time slice	VDD = 3.6 V, LV4 = 3.6 V		0.14		μА
	ILCD2 Note 17	Internal voltage boosting method	fLCD = fSUB LCD clock = 128 Hz	1/3 bias 4-time slice	VDD = 3.0 V, LV4 = 3.0 V (VLCD = 04H)		0.61		μА
	ILCD3 Note 17	Capacitor split method	fLCD = fSUB LCD clock = 128 Hz	1/3 bias 4-time slice	VDD = 3.0 V, LV4 = 3.0 V		0.12		μA
USB current	IUSB Note 20	Operating current	during USB communicat	tion	l .		4.88		mA
Note 19	IUSB Note 21	Operating current i	perating current in the USB suspended state						mA

(Notes and Remarks are listed on the next page.)



(TA = -40 to +105°C, 2.4 V \leq AVDD = VDD \leq 3.6 V, Vss = 0 V)

(2/2)

Items	Symbol	Condition	ns	MIN.	TYP.	MAX.	Unit
TO00 to TO07, TKBO00,	fтo	HS (high-speed main) mode	2.7 V ≤ VDD ≤ 3.6 V			8	MHz
TKBO01, TKBO10, TKBO11,			2.4 V ≤ VDD < 2.7 V			8	MHz
TKBO20, TKBO21							
output frequency							
PCLBUZ0, PCLBUZ1 output	fPCL	HS (high-speed main) mode	2.7 V ≤ VDD ≤ 3.6 V			8	MHz
frequency			2.4 V ≤ VDD < 2.7 V			8	MHz
Interrupt input high-level width,	tinth,	INTP0 to INTP7	2.4 V ≤ VDD ≤ 3.6 V	1			μs
low-level width	tintl						
Key interrupt input low-level	tkr	2.4 V ≤ VDD ≤ 3.6 V		250			ns
width							
TMKB2 forced output stop input	tihr	INTP0 to INTP7	fclk > 16 MHz	125			ns
high-level width			fclk ≤ 16 MHz	2			fCLK
RESET low-level width	trsl		•	10			μs

(5) Communication at different potential (1.8 V, 2.5V) (UART mode)

$(TA = -40 \text{ to } +105^{\circ}C, 2.4 \le VDD \le 3.6 \text{ V}, Vss = 0 \text{ V})$

(2/2)

Parameter S	Symbol			Conditions	HS (high-	Unit		
Faiailletei	Syllibol	Conditions			MIN.	MAX.	Offic	
Transfer rate Note 2		Transmission		$V \le VDD \le 3.6 \text{ V},$ $V \le Vb \le 2.7 \text{ V}$		Note 1	bps	
				Theoretical value of the maximum transfer rate Cb = 50 pF, Rb = 2.7 k Ω , Vb = 2.3 V		1.2 Note 2	Mbps	
				V ≤ VDD < 3.3 V, V ≤ Vb ≤ 2.0 V		Notes 3, 4	bps	
				Theoretical value of the maximum transfer rate $C_b = 50$ pF, $R_b = 5.5$ k Ω , $V_b = 1.6$ V		0.43 Note 5	Mbps	

Note 1. The smaller maximum transfer rate derived by using fMCK/6 or the following expression is the valid maximum transfer rate. Expression for calculating the transfer rate when 2.7 V ≤ VDD < 3.6 V and 2.3 V ≤ Vb ≤ 2.7 V

$$\frac{1}{ \left\{ -C_b \times R_b \times \ln \left(1 - \frac{2.0}{V_b} \right) \right\} \times 3} \ [bps]$$

Baud rate error (theoretical value) =
$$\frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln \left(1 - \frac{2.0}{V_b}\right)\}}{\left(\frac{1}{\text{Transfer rate}}\right) \times \text{Number of transferred bits}} \times 100 \, [\%]$$

- * This value is the theoretical value of the relative difference between the transmission and reception sides.
- **Note 2.** This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to Note 1 above to calculate the maximum transfer rate under conditions of the customer.
- **Note 3.** Use it with $VDD \ge Vb$.
- Note 4. The smaller maximum transfer rate derived by using fMCK/6 or the following expression is the valid maximum transfer rate. Expression for calculating the transfer rate when 2.4 V \leq VDD < 3.3 V and 1.6 V \leq Vb \leq 2.0 V

$$\frac{1}{\text{{-Cb}} \times \text{{Rb}} \times \text{{In } (1 - } \frac{1.5}{\text{{Vb}}} \text{)}} \times 3}$$

Baud rate error (theoretical value) =
$$\frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln(1 - \frac{1.5}{V_b})\}}{(\frac{1}{\text{Transfer rate}}) \times \text{Number of transferred bits}} \times 100 \, [\%]$$

- * This value is the theoretical value of the relative difference between the transmission and reception sides.
- **Note 5.** This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to Note 4 above to calculate the maximum transfer rate under conditions of the customer.
- Caution Select the TTL input buffer for the RxDq pin and the N-ch open drain output (VDD tolerance) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.



(6) Communication at different potential (1.8 V, 2.5 V) (CSI mode) (master mode, SCKp... internal clock output)

(TA = -40 to +105°C, 2.4 V \leq VDD \leq 3.6 V, Vss = 0 V)

(1/2)


Parameter	Symbol	Conditions		HS (high-speed	Unit	
	Syllibol			MIN.	MAX.	Onit
SCKp cycle time	tKCY1	tkcy1 ≥ fclk/4	$2.7 \text{ V} \le \text{VDD} \le 3.6 \text{ V}, 2.3 \text{ V} \le \text{Vb} \le 2.7 \text{ V},$ Cb = 30 pF, Rb = 2.7 kΩ	1000 Note		ns
			$2.4 \text{ V} \le \text{VDD} < 3.3 \text{ V}, 1.6 \text{ V} \le \text{Vb} \le 1.8 \text{ V},$ Cb = 30 pF, Rb = 5.5 kΩ	2300 Note		ns
SCKp high-level width	tKH1	$2.7 \text{ V} \le \text{VDD} \le 3.6 \text{ V}, 2.3 \text{ V} \le \text{Vb} \le 2.7 \text{ V},$ $Cb = 30 \text{ pF}, Rb = 2.7 \text{ k}\Omega$		tKCY1/2 - 340		ns
		$2.4 \text{ V} \le \text{VDD} < 3.3 \text{ V}, 1.6 \text{ V} \le \text{Vb} \le 2.0 \text{ V},$ Cb = 30 pF, Rb = 5.5 kΩ		tKCY1/2 - 916		ns
SCKp low-level width	tKL1	$2.7 \text{ V} \le \text{VDD} \le 3.6 \text{ V}, 2.3 \text{ V} \le \text{Vb} \le 2.7 \text{ V},$ Cb = 30 pF, Rb = 2.7 k Ω		tKCY1/2 - 36		ns
		$2.4 \text{ V} \le \text{VDD} < 3.3 \text{ V}, 1.6 \text{ V} \le \text{Vb} \le 2.0 \text{ V},$ Cb = 30 pF, Rb = 5.5 k Ω		tKCY1/2 - 100		ns

Note Use it with $VDD \ge Vb$.

Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

(Remarks are listed on the page after the next page.)

CSI mode connection diagram (during communication at different potential)



- **Remark 1.** Rb[Ω]: Communication line (SCKp, SOp) pull-up resistance, Cb[F]: Communication line (SCKp, SOp) load capacitance, Vb[V]: Communication line voltage
- **Remark 2.** p: CSI number (p = 00, 10, 20, 30), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), g: PIM and POM number (g = 0 to 3)
- Remark 3. fMCK: Serial array unit operation clock frequency
 (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00))

(7) Communication at different potential (1.8 V, 2.5 V) (CSI mode) (slave mode, SCKp... external clock input)

$(TA = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{VDD} \le 3.6 \text{ V}, \text{Vss} = 0 \text{ V})$

Dozemstor	Cumbal	Conditions		HS (high-speed main) Mode		11
Parameter	Symbol	Con	MIN.	MAX.	Unit	
SCKp cycle time Note 1	tKCY2	2.7 V ≤ VDD ≤ 3.6 V, 2.3 V ≤ Vb ≤ 2.7 V	20 MHz < fMcK ≤ 24 MHz	32/fMCK		ns
			16 MHz < fMCK ≤ 20 MHz	28/fmck		ns
			8 MHz < fмcк ≤ 16 MHz	24/fmck		ns
			4 MHz < fмcк ≤ 8 MHz	16/fмck		ns
			fMCK ≤ 4 MHz	12/fmck		ns
		2.4 V ≤ VDD < 3.3 V,	20 MHz < fMck ≤ 24 MHz	72/fmck		ns
		$1.6 \text{ V} \leq \text{Vb} \leq 2.0 \text{ V Note } 2$	16 MHz < fмcк ≤ 20 MHz	64/fmck		ns
			8 MHz < fмcк ≤ 16 MHz	52/fmck		ns
			4 MHz < fMCK ≤ 8 MHz	32/fmck		ns
			fMCK ≤ 4 MHz	20/fmck		ns
SCKp high-/low-level width	tKH2, tKL2	2.7 V ≤ VDD ≤ 3.6 V, 2.3 V ≤ Vb ≤ 2.7 V		tKCY2/2 - 36		ns
		2.4 V ≤ VDD < 3.3 V, 1.6 V ≤ Vb ≤ 2.0 V Note 2		tKCY2/2 - 100		ns
SIp setup time (to SCKp↑) Note 3	tsık2	2.7 V ≤ VDD ≤ 3.6 V		1/fмск + 40		ns
		2.4 V ≤ VDD < 3.3 V		1/fмcк + 60		ns
SIp hold time (from SCKp↑) Note 4	tKSI2			1/fмск + 62		ns
Delay time from SCKp↓ to SOp output Note 5	tKSO2	$2.7 \text{ V} \le \text{VDD} \le 3.6 \text{ V}, 2.3 \text{ V} \le \text{Vb} \le 2.7 \text{ V}$ Cb = 30 pF, Rb = 2.7 k Ω			2/fмск + 428	ns
		$2.4 \text{ V} \le \text{VDD} < 3.3 \text{ V}, 1.6 \text{ V} \le \text{V}_b \le 2.0 \text{ V}$ Note 2 Cb = 30 pF, Rb = 5.5 kΩ			2/fмск + 1146	ns

- Note 1. Transfer rate in the SNOOZE mode: MAX. 1 Mbps
- **Note 2.** Use it with $VDD \ge Vb$.
- Note 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Note 4. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Note 5. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Caution Select the TTL input buffer for the SIp pin and SCKp pin and the N-ch open drain output (VDD tolerance) mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

(Remarks are listed on the next page.)



3.8.2 Internal voltage boosting method

(1) 1/3 bias method

 $(TA = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{VDD} \le 3.6 \text{ V}, \text{Vss} = 0 \text{ V})$

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
LCD output voltage variation range	VL1	C1 to C4 Note 1	VLCD = 04H	0.90	1.00	1.08	V
		= 0.47 µF Note 2	VLCD = 05H	0.95	1.05	1.13	V
			VLCD = 06H	1.00	1.10	1.18	V
			VLCD = 07H	1.05	1.15	1.23	V
			VLCD = 08H	1.10	1.20	1.28	V
			VLCD = 09H	1.15	1.25	1.33	V
			VLCD = 0AH	1.20	1.30	1.38	V
			VLCD = 0BH	1.25	1.35	1.43	V
			VLCD = 0CH	1.30	1.40	1.48	V
			VLCD = 0DH	1.35	1.45	1.53	V
			VLCD = 0EH	1.40	1.50	1.58	V
			VLCD = 0FH	1.45	1.55	1.63	V
			VLCD = 10H	1.50	1.60	1.68	V
			VLCD = 11H	1.55	1.65	1.73	V
			VLCD = 12H	1.60	1.70	1.78	V
			VLCD = 13H	1.65	1.75	1.83	V
Doubler output voltage	VL2	C1 to C4 ^{Note 1} = 0.47 µF		2 V _{L1} - 0.1	2 VL1	2 VL1	V
Tripler output voltage	VL3	C1 to C4 ^{Note 1} = 0.47 µF		3 VL1 - 0.15	3 VL1	3 VL1	٧
Reference voltage setup time Note 2	tvwait1			5			ms
Voltage boost wait time Note 3	ge boost wait time Note 3 $tvWAIT2$ C1 to C4Note 1 = 0.47 μ F		0.47µF	500			ms

Note 1. This is a capacitor that is connected between voltage pins used to drive the LCD.

- C1: A capacitor connected between CAPH and CAPL
- C2: A capacitor connected between V_{L1} and GND
- C3: A capacitor connected between VL2 and GND
- C4: A capacitor connected between VL4 and GND
- $C1 = C2 = C3 = C4 = 0.47 \mu F \pm 30\%$
- Note 2. This is the time required to wait from when the reference voltage is specified by using the VLCD register (or when the internal voltage boosting method is selected (by setting the MDSET1 and MDSET0 bits of the LCDM0 register to 01B) if the default value reference voltage is used) until voltage boosting starts (VLCON = 1).
- Note 3. This is the wait time from when voltage boosting is started (VLCON = 1) until display is enabled (LCDON = 1).