

Welcome to E-XFL.COM

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

E·XFI

Product Status	Active
Number of LABs/CLBs	-
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	57
Number of Gates	3000
Voltage - Supply	3V ~ 3.6V, 4.5V ~ 5.5V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 85°C (TA)
Package / Case	80-TQFP
Supplier Device Package	80-VQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/a40mx02-1vqg80i

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Power Matters."

Microsemi Corporate Headquarters One Enterprise, Aliso Viejo, CA 92656 USA Within the USA: +1 (800) 713-4113 Outside the USA: +1 (949) 380-6100 Fax: +1 (949) 215-4996 Email: sales.support@microsemi.com www.microsemi.com

© 2016 Microsemi Corporation. All rights reserved. Microsemi and the Microsemi logo are trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners. Microsemi makes no warranty, representation, or guarantee regarding the information contained herein or the suitability of its products and services for any particular purpose, nor does Microsemi assume any liability whatsoever arising out of the application or use of any product or circuit. The products sold hereunder and any other products sold by Microsemi have been subject to limited testing and should not be used in conjunction with mission-critical equipment or applications. Any performance specifications are believed to be reliable but are not verified, and Buyer must conduct and complete all performance and other testing of the products, alone and together with, or installed in, any end-products. Buyer shall not rely on any data and performance specifications or parameters provided by Microsemi. It is the Buyer's responsibility to independently determine suitability of any products and to test and verify the same. The information provided by Microsemi hereunder is provided "as is, where is" and with all faults, and the entire risk associated with such information is entirely with the Buyer. Microsemi does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other IP rights, whether with regard to such information itself or anything described by such information. Information provided in this document or to any products and services at any time without notice.

About Microsemi

Microsemi Corporation (Nasdaq: MSCC) offers a comprehensive portfolio of semiconductor and system solutions for aerospace & defense, communications, data center and industrial markets. Products include high-performance and radiation-hardened analog mixed-signal integrated circuits, FPGAs, SoCs and ASICs; power management products; timing and synchronization devices and precise time solutions, setting the world's standard for time; voice processing devices; RF solutions; discrete components; enterprise storage and communication solutions, security technologies and scalable anti-tamper products; Ethernet solutions; Power-over-Ethernet ICs and midspans; as well as custom design capabilities and services. Microsemi is headquartered in Aliso Viejo, California, and has approximately 4,800 employees globally. Learn more at www.microsemi.com.



2.6 Temperature Grade Offerings

Table 4 • Temperature Grade Offerings

Package	A40MX02	A40MX04	A42MX09	A42MX16	A42MX24	A42MX36
PLCC 44	C, I, M	C, I, M				
PLCC 68	C, I, A, M	C, I, M				
PLCC 84		C, I, A, M	C, I, A, M	C, I, M	C, I, M	
PQFP 100	C, I, A, M	C, I, A, M	C, I, A, M	C, I, M		
PQFP 144			С			
PQFP 160			C, I, A, M	C, I, M	C, I, A, M	
PQFP 208				C, I, A, M	C, I, A, M	C, I, A, M
PQFP 240						C, I, A, M
VQFP 80	C, I, A, M	C, I, A, M				
VQFP 100			C, I, A, M	C, I, A, M		
TQFP 176			C, I, A, M	C, I, A, M	C, I, A, M	
PBGA 272						C, I, M
CQFP 172				С, М, В		
CQFP 208						С, М, В
CQFP 256						С, М, В
CPGA 132			С, М, В			

Note: C = Commercial

I = Industrial

A = Automotive

M = Military

B = MIL-STD-883 Class B

2.7 Speed Grade Offerings

Table 5 • Speed Grade Offerings

	– F	Std	-1	-2	-3
С	Р	Р	Р	Р	Р
I		Р	Р	Р	Р
А		Р			
М		Р	Р		
В		Р	Р		

Note: See the 40MX and 42MX Automotive Family FPGAs datasheet for details on automotive-grade MX offerings.

Contact your local *Microsemi Sales representative* for device availability.



3.3.7 Low Power Mode

42MX devices have been designed with a Low Power Mode. This feature, activated with setting the special LP pin to HIGH for a period longer than 800 ns, is particularly useful for battery-operated systems where battery life is a primary concern. In this mode, the core of the device is turned off and the device consumes minimal power with low standby current. In addition, all input buffers are turned off, and all outputs and bidirectional buffers are tristated. Since the core of the device is turned off, the states of the registers are lost. The device must be re-initialized when exiting Low Power Mode. I/Os can be driven during LP mode, and clock pins should be driven HIGH or LOW and should not float to avoid drawing current. To exit LP mode, the LP pin must be pulled LOW for over 200 µs to allow for charge pumps to power up, and device initialization will begin.

3.4 **Power Dissipation**

The general power consumption of MX devices is made up of static and dynamic power and can be expressed with the following equation.

3.4.1 General Power Equation

P = [ICCstandby + ICCactive]*VCCI + IOL*VOL*N + IOH*(VCCI - VOH)*M

EQ 1

where:

- ICCstandby is the current flowing when no inputs or outputs are changing.
- ICCactive is the current flowing due to CMOS switching.
- IOL, IOH are TTL sink/source currents.
- VOL, VOH are TTL level output voltages.
- N equals the number of outputs driving TTL loads to VOL.
- M equals the number of outputs driving TTL loads to VOH.

Accurate values for N and M are difficult to determine because they depend on the family type, on design details, and on the system I/O. The power can be divided into two components: static and active.

3.4.2 Static Power Component

The static power due to standby current is typically a small component of the overall power consumption. Standby power is calculated for commercial, worst-case conditions. The static power dissipation by TTL loads depends on the number of outputs driving, and on the DC load current. For instance, a 32-bit bus sinking 4mA at 0.33V will generate 42mW with all outputs driving LOW, and 140mW with all outputs driving HIGH. The actual dissipation will average somewhere in between, as I/Os switch states with time.

3.4.3 Active Power Component

Power dissipation in CMOS devices is usually dominated by the dynamic power dissipation. Dynamic power consumption is frequency-dependent and is a function of the logic and the external I/O. Active power dissipation results from charging internal chip capacitances of the interconnect, unprogrammed antifuses, module inputs, and module outputs, plus external capacitances due to PC board traces and load device inputs. An additional component of the active power dissipation is the totem pole current in the CMOS transistor pairs. The net effect can be associated with an equivalent capacitance that can be combined with frequency and voltage to represent active power dissipation.

The power dissipated by a CMOS circuit can be expressed by the equation:

$$Power(\mu W) = C_{EO}^* VCCA2^* F(1)$$

where:

C_{EQ} = Equivalent capacitance expressed in picofarads (pF)

EQ 2



Figure 13 • Silicon Explorer II Setup with 42MX



Table 8 • Device Configuration Options for Probe Capability

Security Fuse(s) Programmed	Mode	PRA, PRB ¹	SDI, SDO, DCLK ¹
No	LOW	User I/Os ²	User I/Os ²
No	HIGH	Probe Circuit Outputs	Probe Circuit Inputs
Yes	_	Probe Circuit Secured	Probe Circuit Secured

1. Avoid using SDI, SDO, DCLK, PRA and PRB pins as input or bidirectional ports. Since these pins are active during probing, input signals will not pass through these pins and may cause contention.

2. If no user signal is assigned to these pins, they will behave as unused I/Os in this mode. See the Pin Descriptions, page 83 for information on unused I/O pins

3.4.7 Design Consideration

It is recommended to use a series 70Ω termination resistor on every probe connector (SDI, SDO, MODE, DCLK, PRA and PRB). The 70 Ω series termination is used to prevent data transmission corruption during probing and reading back the checksum.

3.4.8 IEEE Standard 1149.1 Boundary Scan Test (BST) Circuitry

42MX24 and 42MX36 devices are compatible with IEEE Standard 1149.1 (informally known as Joint Testing Action Group Standard or JTAG), which defines a set of hardware architecture and mechanisms for cost-effective board-level testing. The basic MX boundary-scan logic circuit is composed of the TAP (test access port), TAP controller, test data registers and instruction register (Figure 14, page 18). This circuit supports all mandatory IEEE 1149.1 instructions (EXTEST, SAMPLE/PRELOAD and BYPASS) and some optional instructions. Table 9, page 18 describes the ports that control JTAG testing, while Table 10, page 18 describes the test instructions supported by these MX devices.

Each test section is accessed through the TAP, which has four associated pins: TCK (test clock input), TDI and TDO (test data input and output), and TMS (test mode selector).

The TAP controller is a four-bit state machine. The '1's and '0's represent the values that must be present at TMS at a rising edge of TCK for the given state transition to occur. IR and DR indicate that the instruction register or the data register is operating in that state.

The TAP controller receives two control inputs (TMS and TCK) and generates control and clock signals for the rest of the test logic architecture. On power-up, the TAP controller enters the Test-Logic-Reset state. To guarantee a reset of the controller from any of the possible states, TMS must remain high for five TCK cycles.

42MX24 and 42MX36 devices support three types of test data registers: bypass, device identification, and boundary scan. The bypass register is selected when no other register needs to be accessed in a device. This speeds up test data transfer to other devices in a test data path. The 32-bit device identification register is a shift register with four fields (lowest significant byte (LSB), ID number, part number and version). The boundary-scan register observes and controls the state of each I/O pin.





Figure 16 • Typical Output Drive Characteristics (Based Upon Measured Data)

3.9.4 Junction Temperature (T_J)

The temperature variable in the Designer software refers to the junction temperature, not the ambient temperature. This is an important distinction because the heat generated from dynamic power consumption is usually hotter than the ambient temperature. The following equation can be used to calculate junction temperature.

Junction Temperature = $\Delta T + T_a(1)$

EQ 4

where:

- T_a = Ambient Temperature
- ΔT = Temperature gradient between junction (silicon) and ambient
- $\Delta T = \theta_{ia} * P(2)$
- P = Power
- θ_{ia} = Junction to ambient of package. θ_{ia} numbers are located in Table 27, page 29.

3.9.5 Package Thermal Characteristics

The device junction-to-case thermal characteristic is θ_{jc} , and the junction-to-ambient air characteristic is θ_{ja} . The thermal characteristics for θ_{ja} are shown with two different air flow rates.

The maximum junction temperature is 150°C.

Maximum power dissipation for commercial- and industrial-grade devices is a function of θ_{ia} .



approximately a 3 ns to a 6 ns delay, which is represented statistically in higher fanout (FO=8) routing delays in the data sheet specifications section, shown in Table 34, page 41.

3.11.3 Timing Derating

MX devices are manufactured with a CMOS process. Therefore, device performance varies according to temperature, voltage, and process changes. Minimum timing parameters reflect maximum operating voltage, minimum operating temperature and best-case processing. Maximum timing parameters reflect minimum operating voltage, maximum operating temperature and worst-case processing.

3.11.4 Temperature and Voltage Derating Factors

The following tables and figures show temperature and voltage derating factors for 40MX and 42MX FPGAs.

Table 28 • 42MX Temperature and Voltage Derating Factors (Normalized to $T_J = 25^{\circ}C$, VCCA = 5.0 V)

	Temperat	ure													
42MX Voltage	–55°C	–40°C	0°C	25°C	70°C	85°C	125°C								
4.50	0.93	0.95	1.05	1.09	1.25	1.29	1.41								
4.75	0.88	0.90	1.00	1.03	1.18	1.22	1.34								
5.00	0.85	0.87	0.96	1.00	1.15	1.18	1.29								
5.25	0.84	0.86	0.95	0.97	1.12	1.14	1.28								
5.50	0.83	0.85	0.94	0.96	1.10	1.13	1.26								

Figure 34 • 42MX Junction Temperature and Voltage Derating Curves (Normalized to TJ = 25°C, VCCA = 5.0 V)



Note: This derating factor applies to all routing and propagation delays

Table 29 • 40MX Temperature and Voltage Derating Factors(Normalized to TJ = 25°C, VCC = 5.0 V)

	Temperature										
40MX Voltage	–55°C	–40°C	0°C	25°C	70°C	85°C	125°C				
4.50	0.89	0.93	1.02	1.09	1.25	1.31	1.45				
4.75	0.84	0.88	0.97	1.03	1.18	1.24	1.37				
5.00	0.82	0.85	0.94	1.00	1.15	1.20	1.33				
5.25	0.80	0.82	0.91	0.97	1.12	1.16	1.29				
5.50	0.79	0.82	0.90	0.96	1.10	1.15	1.28				



Table 34 •A40MX02 Timing Characteristics (Nominal 5.0 V Operation) (continued)
(Worst-Case Commercial Conditions, VCC = 4.75 V, T_J = 70°C)

		–3 Sj	beed	–2 Sp	beed	–1 Sp	eed	Std S	peed	–F Sp	eed	
Parame	eter / Description	Min.	Max.	Units								
TTL Ou	utput Module Timing ⁴											
t _{DLH}	Data-to-Pad HIGH		3.3		3.8		4.3		5.1		7.2	ns
t _{DHL}	Data-to-Pad LOW		4.0		4.6		5.2		6.1		8.6	ns
t _{ENZH}	Enable Pad Z to HIGH		3.7		4.3		4.9		5.8		8.0	ns
t _{ENZL}	Enable Pad Z to LOW		4.7		5.4		6.1		7.2		10.1	ns
t _{ENHZ}	Enable Pad HIGH to Z		7.9		9.1		10.4		12.2		17.1	ns
t _{ENLZ}	Enable Pad LOW to Z		5.9		6.8		7.7		9.0		12.6	ns
d _{TLH}	Delta LOW to HIGH		0.02		0.02		0.03		0.03		0.04	ns/pF
d _{THL}	Delta HIGH to LOW		0.03		0.03		0.03		0.04		0.06	ns/pF
CMOS	Output Module Timing ⁴											
t _{DLH}	Data-to-Pad HIGH		3.9		4.5		5.1		6.05		8.5	ns
t _{DHL}	Data-to-Pad LOW		3.4		3.9		4.4		5.2		7.3	ns
t _{ENZH}	Enable Pad Z to HIGH		3.4		3.9		4.4		5.2		7.3	ns
t _{ENZL}	Enable Pad Z to LOW		4.9		5.6		6.4		7.5		10.5	ns
t _{ENHZ}	Enable Pad HIGH to Z		7.9		9.1		10.4		12.2		17.0	ns
t _{ENLZ}	Enable Pad LOW to Z		5.9		6.8		7.7		9.0		12.6	ns
d _{TLH}	Delta LOW to HIGH		0.03		0.04		0.04		0.05		0.07	ns/pF
d _{THL}	Delta HIGH to LOW		0.02		0.02		0.03		0.03		0.04	ns/pF

1. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance

2. Set-up times assume fanout of 3. Further testing information can be obtained from the Timer utility

3. The hold time for the DFME1A macro may be greater than 0 ns. Use the Timer tool from the Designer software to check

the hold time for this macro.

4. Delays based on 35pF loading

Table 35 •A40MX02 Timing Characteristics (Nominal 3.3 V Operation)
(Worst-Case Commercial Conditions, VCC = 3.0 V, T_J = 70°C)

		-3 Speed		–2 Sp	beed	-1 Speed		Std Speed		-F Speed		
Paramet	er / Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
Logic M	odule Propagation Delays											
t _{PD1}	Single Module		1.7		2.0		2.3		2.7		3.7	ns
t _{PD2}	Dual-Module Macros		3.7		4.3		4.9		5.7		8.0	ns
t _{CO}	Sequential Clock-to-Q		1.7		2.0		2.3		2.7		3.7	ns
t _{GO}	Latch G-to-Q		1.7		2.0		2.3		2.7		3.7	ns
t _{RS}	Flip-Flop (Latch) Reset-to-Q		1.7		2.0		2.3		2.7		3.7	ns
Logic M	odule Predicted Routing Delays	¹										



Table 37 • A40MX04 Timing Characteristics (Nominal 3.3 V Operation) (continued)(Worst-Case Commercial Conditions, VCC = 3.0 V, T_J = 70°C)

		-		beed	–2 S	peed	-1 Speed		Std Speed		-F Speed		
Paramete	er / Description		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
Input Mo	dule Predicted Routir	ng Delays1											
t _{IRD1}	FO = 1 Routing Delay	/		2.9		3.3		3.8		4.5		6.3	ns
t _{IRD2}	FO = 2 Routing Delay	/		3.6		4.2		4.8		5.6		7.8	ns
t _{IRD3}	FO = 3 Routing Delay	/		4.4		5.0		5.7		6.7		9.4	ns
t _{IRD4}	FO = 4 Routing Delay	/		5.1		5.9		6.7		7.8		11.0	ns
t _{IRD8}	FO = 8 Routing Delay			8.0		9.3		10.5		12.4		17.2	ns
Global C	lock Network												
t _{СКН}	Input LOW to HIGH	FO = 16 FO = 128		6.4 6.4		7.4 7.4		8.4 8.4		9.9 9.9		13.8 13.8	ns
t _{CKL}	Input HIGH to LOW	FO = 16 FO = 128		6.8 6.8		7.8 7.8		8.9 8.9		10.4 10.4		14.6 14.6	ns
t _{PWH}	Minimum Pulse Width HIGH	FO = 16 FO = 128	3.1 3.3		3.6 3.8		4.1 4.3		4.8 5.1		6.7 7.1		ns
t _{PWL}	Minimum Pulse Width LOW	FO = 16 FO = 128	3.1 3.3		3.6 3.8		4.1 4.3		4.8 5.1		6.7 7.1		ns
t _{CKSW}	Maximum Skew	FO = 16 FO = 128		0.6 0.8		0.6 0.9		0.7 1.0		0.8 1.2		1.2 1.6	ns
t _P	Minimum Period	FO = 16 FO = 128	6.5 6.8		7.5 7.8		8.5 8.9		10.1 10.4		14.1 14.6		ns
f _{MAX}	Maximum Frequency	FO = 16 FO = 128		113 109		105 101		96 92		83 80		50 48	MHz
TTL Outp	put Module Timing ⁴												
t _{DLH}	Data-to-Pad HIGH			4.7		5.4		6.1		7.2		10.0	ns
t _{DHL}	Data-to-Pad LOW			5.6		6.4		7.3		8.6		12.0	ns
t _{ENZH}	Enable Pad Z to HIG	4		5.2		6.0		6.9		8.1		11.3	ns
t _{ENZL}	Enable Pad Z to LOW	1		6.6		7.6		8.6		10.1		14.1	ns
t _{ENHZ}	Enable Pad HIGH to 2	Z		11.1		12.8		14.5		17.1		23.9	ns
t _{ENLZ}	Enable Pad LOW to 2	7		8.2		9.5		10.7		12.6		17.7	ns
d _{TLH}	Delta LOW to HIGH			0.03		0.03		0.04		0.04		0.06	ns/pF
d _{THL}	Delta HIGH to LOW			0.04		0.04		0.05		0.06		0.08	ns/pF



		-3 Speed	–2 S	peed	–1 Sj	beed	Std S	Speed	–F S	peed	
Parame	eter / Description	Min. Max	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
CMOS	Output Module Timing ⁵										
t _{DLH}	Data-to-Pad HIGH	3.4		3.8		5.5		6.4		9.0	ns
t _{DHL}	Data-to-Pad LOW	4.1		4.5		4.2		5.0		7.0	ns
t _{ENZH}	Enable Pad Z to HIGH	3.7		4.1		4.6		5.5		7.6	ns
t _{ENZL}	Enable Pad Z to LOW	4.1		4.5		5.1		6.1		8.5	ns
t _{ENHZ}	Enable Pad HIGH to Z	6.9		7.6		8.6		10.2		14.2	ns
t _{ENLZ}	Enable Pad LOW to Z	7.5		8.3		9.4		11.1		15.5	ns
t _{GLH}	G-to-Pad HIGH	5.8		6.5		7.3		8.6		12.0	ns
t _{GHL}	G-to-Pad LOW	5.8		6.5		7.3		8.6		12.0	ns
t _{LSU}	I/O Latch Set-Up	0.7	0.8		0.9		1.0		1.4		ns
t _{LH}	I/O Latch Hold	0.0	0.0		0.0		0.0		0.0		ns
t _{LCO}	I/O Latch Clock-to-Out (Pad-to-Pad), 64 Clock Loading	8.7		9.7		10.9		12.9		18.0	ns
t _{ACO}	Array Clock-to-Out (Pad-to-Pad), 64 Clock Loading	12.2		13.5		15.4		18.1		25.3	ns
d_{TLH}	Capacity Loading, LOW to HIGH	0.04	-	0.04		0.05		0.06		0.08	ns/pF
d _{THI}	Capacity Loading, HIGH to LOW	0.05		0.05		0.06		0.07		0.10	ns/pF

Table 39 • A42MX09 Timing Characteristics (Nominal 3.3 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 3.0 V, T_J = 70°C)

1. For dual-module macros, use $t_{PD1} + t_{RD1} + t_{PDn}$, $t_{CO} + t_{RD1} + t_{PDn}$, or $t_{PD1} + t_{RD1} + t_{SUD}$, whichever is appropriate.

2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

3. Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the Timer utility.

4. Set-up and hold timing parameters for the input buffer latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the G input subtracts (adds) to the internal setup (hold) time.

5. Delays based on 35 pF loading.

Table 40 •A42MX16 Timing Characteristics (Nominal 5.0 V Operation) (Worst-Case Commercial Conditions,
VCCA = 4.75 V, T_J = 70°C)

		-3 Speed	-2 Speed	-1 Speed	Std Speed	–F Speed	
Parameter / Description		Min. Max.	Units				
Logic N	Iodule Propagation Delays ¹						
t _{PD1}	Single Module	1.4	1.5	1.7	2.0	2.8	ns
t _{CO}	Sequential Clock-to-Q	1.4	1.6	1.8	2.1	3.0	ns
t _{GO}	Latch G-to-Q	1.4	1.5	1.7	2.0	2.8	ns
t _{RS}	Flip-Flop (Latch) Reset-to-Q	1.6	1.7	2.0	2.3	3.3	ns
Logic N	Iodule Predicted Routing Delays	2					
t _{RD1}	FO = 1 Routing Delay	0.8	0.9	1.0	1.2	1.6	ns
t _{RD2}	FO = 2 Routing Delay	1.0	1.2	1.3	1.5	2.1	ns



Table 42 • A42MX24 Timing Characteristics (Nominal 5.0 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 4.75 V, T_J = 70°C)

		-3 S	peed	–2 Sp	beed	–1 S	beed	Std S	peed	–F S	peed	
Parameter	r / Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
CMOS Ou	tput Module Timing ⁵											
t _{DLH}	Data-to-Pad HIGH		3.1		3.5		3.9		4.6		6.4	ns
t _{DHL}	Data-to-Pad LOW		2.4		2.6		3.0		3.5		4.9	ns
t _{ENZH}	Enable Pad Z to HIGH		2.5		2.8		3.2		3.8		5.3	ns
t _{ENZL}	Enable Pad Z to LOW		2.8		3.1		3.5		4.2		5.8	ns
t _{ENHZ}	Enable Pad HIGH to Z		5.2		5.7		6.5		7.6		10.7	ns
t _{ENLZ}	Enable Pad LOW to Z		4.8		5.3		6.0		7.1		9.9	ns
t _{GLH}	G-to-Pad HIGH		4.9		5.4		6.2		7.2		10.1	ns
t _{GHL}	G-to-Pad LOW		4.9		5.4		6.2		7.2		10.1	ns
t _{LSU}	I/O Latch Set-Up	0.5		0.5		0.6		0.7		1.0		ns
t _{LH}	I/O Latch Hold	0.0		0.0		0.0		0.0		0.0		ns
t _{LCO}	I/O Latch Clock-to-Out (Pad-to-Pad) 32 I/O		5.5		6.1		6.9		8.1		11.3	ns
t _{ACO}	Array Latch Clock-to-Out (Pad-to-Pad) 32 I/O		10.6		11.8		13.4		15.7		22.0	ns
d _{TLH}	Capacitive Loading, LOW to HIGH		0.04		0.04		0.04		0.05		0.07	ns/pF
d _{THL}	Capacitive Loading, HIGH to LOW		0.03		0.03		0.03		0.04		0.06	ns/pF

1. For dual-module macros, use $t_{PD1} + t_{RD1} + t_{PDn}$, $t_{CO} + t_{RD1} + t_{PDn}$, or $t_{PD1} + t_{RD1} + t_{SUD}$, whichever is appropriate.

2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

3. Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the Timer utility.

4. Set-up and hold timing parameters for the Input Buffer Latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the G input subtracts (adds) to the internal setup (hold) time.

5. Delays based on 35 pF loading

Table 43 •A42MX24 Timing Characteristics (Nominal 3.3 V Operation) (Worst-Case Commercial Conditions,
VCCA = 3.0 V, T_J = 70°C)

		–3 S	peed	-2 Speed		-1 Speed		Std Speed		–F Speed		
Paramete	er / Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
Logic Mo	dule Combinatorial Functions ¹											
t _{PD}	Internal Array Module Delay		2.0		1.8		2.1		2.5		3.4	ns
t _{PDD}	Internal Decode Module Delay		1.1		2.2		2.5		3.0		4.2	ns
Logic Mo	dule Predicted Routing Delays ²											
t _{RD1}	FO = 1 Routing Delay		1.7		1.3		1.4		1.7		2.3	ns
t _{RD2}	FO = 2 Routing Delay		2.0		1.6		1.8		2.1		3.0	ns
t _{RD3}	FO = 3 Routing Delay		1.1		2.0		2.2		2.6		3.7	ns
t _{RD4}	FO = 4 Routing Delay		1.5		2.3		2.6		3.1		4.3	ns
t _{RD5}	FO = 8 Routing Delay		1.8		3.7		4.2		5.0		7.0	ns



Table 50 • PQ 100

PQ100				
Pin Number	A40MX02 Function	A40MX04 Function	A42MX09 Function	A42MX16 Function
93	VCC	VCC	I/O	I/O
94	VCC	VCC	PRB, I/O	PRB, I/O
95	NC	I/O	I/O	I/O
96	NC	I/O	GND	GND
97	NC	I/O	I/O	I/O
98	SDI, I/O	SDI, I/O	I/O	I/O
99	DCLK, I/O	DCLK, I/O	I/O	I/O
100	PRA, I/O	PRA, I/O	I/O	I/O



Figure 42 • PQ144



Table 51 • PQ144

PQ144		
Pin Number	A42MX09 Function	
1	I/O	
2	MODE	
3	I/O	
4	I/O	
5	I/O	



Table 51 • PQ144

PQ144	
Pin Number	A42MX09 Function
80	GNDI
81	NC
82	I/O
83	I/O
84	I/O
85	I/O
86	I/O
87	I/O
88	VKS
89	VPP
90	VCC
91	VCCI
92	NC
93	VSV
94	I/O
95	I/O
96	I/O
97	I/O
98	I/O
99	I/O
100	GND
101	GNDI
102	NC
103	I/O
104	I/O
105	I/O
106	I/O
107	I/O
108	I/O
109	I/O
110	SDI
111	I/O
112	I/O
113	I/O
114	I/O
115	I/O
116	GNDQ



Table 51 • PQ144

PQ144		
Pin Number	A42MX09 Function	
117	GNDI	
118	NC	
119	I/O	
120	I/O	
121	I/O	
122	I/O	
123	PROBA	
124	I/O	
125	CLKA	
126	VCC	
127	VCCI	
128	NC	
129	I/O	
130	CLKB	
131	I/O	
132	PROBB	
133	I/O	
134	I/O	
135	I/O	
136	GND	
137	GNDI	
138	NC	
139	I/O	
140	I/O	
141	I/O	
142	I/O	
143	I/O	
144	DCLK	



Table 53 • PQ208

PQ208			
Pin Number	A42MX16 Function	A42MX24 Function	A42MX36 Function
58	I/O	WD, I/O	WD, I/O
59	I/O	I/O	I/O
60	VCCI	VCCI	VCCI
61	NC	I/O	I/O
62	NC	I/O	I/O
63	I/O	I/O	I/O
64	I/O	I/O	I/O
65	I/O	I/O	QCLKA, I/O
66	I/O	WD, I/O	WD, I/O
67	NC	WD, I/O	WD, I/O
68	NC	I/O	I/O
69	I/O	I/O	I/O
70	I/O	WD, I/O	WD, I/O
71	I/O	WD, I/O	WD, I/O
72	I/O	I/O	I/O
73	I/O	I/O	I/O
74	I/O	I/O	I/O
75	I/O	I/O	I/O
76	I/O	I/O	I/O
77	I/O	I/O	I/O
78	GND	GND	GND
79	VCCA	VCCA	VCCA
80	NC	VCCI	VCCI
81	I/O	I/O	I/O
82	I/O	I/O	I/O
83	I/O	I/O	I/O
84	I/O	I/O	I/O
85	I/O	WD, I/O	WD, I/O
86	I/O	WD, I/O	WD, I/O
87	I/O	I/O	I/O
88	I/O	I/O	I/O
89	NC	I/O	I/O
90	NC	I/O	I/O
91	I/O	I/O	QCLKB, I/O
92	I/O	I/O	I/O
93	I/O	WD, I/O	WD, I/O
94	I/O	WD, I/O	WD, I/O



Table 53 • PQ208

PQ208			
Pin Number	A42MX16 Function	A42MX24 Function	A42MX36 Function
169	I/O	WD, I/O	WD, I/O
170	I/O	I/O	I/O
171	NC	I/O	QCLKD, I/O
172	I/O	I/O	I/O
173	I/O	I/O	I/O
174	I/O	I/O	I/O
175	I/O	I/O	I/O
176	I/O	WD, I/O	WD, I/O
177	I/O	WD, I/O	WD, I/O
178	PRA, I/O	PRA, I/O	PRA, I/O
179	I/O	I/O	I/O
180	CLKA, I/O	CLKA, I/O	CLKA, I/O
181	NC	I/O	I/O
182	NC	VCCI	VCCI
183	VCCA	VCCA	VCCA
184	GND	GND	GND
185	I/O	I/O	I/O
186	CLKB, I/O	CLKB, I/O	CLKB, I/O
187	I/O	I/O	I/O
188	PRB, I/O	PRB, I/O	PRB, I/O
189	I/O	I/O	I/O
190	I/O	WD, I/O	WD, I/O
191	I/O	WD, I/O	WD, I/O
192	I/O	I/O	I/O
193	NC	I/O	I/O
194	NC	WD, I/O	WD, I/O
195	NC	WD, I/O	WD, I/O
196	I/O	I/O	QCLKC, I/O
197	NC	I/O	I/O
198	I/O	I/O	I/O
199	I/O	I/O	I/O
200	I/O	I/O	I/O
201	NC	I/O	I/O
202	VCCI	VCCI	VCCI
203	I/O	WD, I/O	WD, I/O
204	I/O	WD, I/O	WD, I/O
205	I/O	I/O	I/O



CQ208		
Pin Number	A42MX36 Function	
148	I/O	
149	I/O	
150	GND	
151	I/O	
152	I/O	
153	I/O	
154	I/O	
155	I/O	
156	I/O	
157	GND	
158	I/O	
159	SDI, I/O	
160	I/O	
161	WD, I/O	
162	WD, I/O	
163	I/O	
164	VCCI	
165	I/O	
166	I/O	
167	I/O	
168	WD, I/O	
169	WD, I/O	
170	I/O	
171	QCLKD, I/O	
172	I/O	
173	I/O	
174	I/O	
175	I/O	
176	WD, I/O	
177	WD, I/O	
178	PRA, I/O	
179	I/O	
180	CLKA, I/O	
181	I/O	
182	VCCI	
183	VCCA	_
184	GND	



CQ256		
Pin Number	A42MX36 Function	
133	I/O	
134	I/O	
135	I/O	
136	I/O	
137	I/O	
138	I/O	
139	GND	
140	I/O	
141	I/O	
142	I/O	
143	I/O	
144	I/O	
145	I/O	
146	I/O	
147	I/O	
148	I/O	
149	I/O	
150	I/O	
151	I/O	
152	I/O	
153	I/O	
154	I/O	
155	VCCA	
156	I/O	
157	I/O	
158	VCCA	
159	VCCI	
160	GND	
161	I/O	
162	I/O	
163	I/O	
164	I/O	
165	GND	
166	I/O	
167	I/O	
168	I/O	
169	I/O	



Table 59 • CQ2	56
CQ256	
Pin Number	A42MX36 Function
244	WD, I/O
245	I/O
246	I/O
247	I/O
248	VCCI
249	I/O
250	WD, I/O
251	WD, I/O
252	I/O
253	SDI, I/O
254	I/O
255	GND
256	NC

Figure 51 • BG272

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20
А	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	6
в	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
С	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
D	0	0	0	0	0	0	0	Ο	0	0	0	0	0	0	0	Ο	0	Ο	Ο	0
Е	0	0	0	0													0	Ο	Ο	0
F	0	0	0	0													0	0	0	0
G	0	0	0	0				2	72-	Pin		3G/	A				0	Ο	Ο	0
н	0	0	0	0					-	_		_					0	0	0	0
J	0	0	0	0					Ō	Ō	Ō	Q					0	0	Ο	$\circ $
к	0	Õ	Õ	Õ					Ō	Ō	Ō	Ō					Q	Q	Ō	0
L	0	Õ	Õ	Õ					Õ	Õ	Õ	Õ					Ō	Ō	Ō	0
М	0	Õ	Õ	Õ					0	0	0	0					Ō	Ō	Ō	0
N	0	Ō	Ō	Ō													Ō	Ō	Ō	0
Р	0	Õ	Õ	õ													Õ	õ	õ	õl
R	0	Õ	Õ	Õ													Õ	õ	õ	οl
Т	0	Ő	Õ	õ	~	~	~	~	~	~	~	~	~	~	~	~	õ	õ	õ	õl
U	0	Õ	Õ	Õ	Õ	Õ	Õ	Õ	Õ	Õ	Õ	Õ	Õ	Õ	Õ	Õ	Õ	Õ	Õ	õ
V	Ő	Ő	Ő	Ő	õ	õ	õ	Ő	õ	õ	õ	õ	õ	õ	Ő	Ő	Ő	Ő	Ő	SI
W	0	Ő	Ő	Ő	Ő	Ő	Š	Ő	Ő	Ő	Ő	Ő	Š	Ő	Ő	0 0	Ő	Ő	Ő	2
Υ	$\langle 0 \rangle$	0	0	0	Ο	Ο	Ο	0	O	0	0	0	Ο	0	0	Ο	0	Ο	Ο	0

BG272	
Pin Number	A42MX36 Function
A1	GND
A2	GND
A3	I/O
A4	WD, I/O
A5	I/O



Table 61 • PG132 PG132		
F2	I/O	
F1	I/O	
G1	I/O	
G4	VSV	
H1	I/O	
H2	I/O	
H3	I/O	
H4	I/O	
J1	I/O	
K1	I/O	
L1	I/O	
K2	I/O	
M1	I/O	
K3	I/O	
L2	I/O	
N1	I/O	
L3	BININ	
M2	BINOUT	
N2	I/O	
M3	I/O	
L4	I/O	
N3	I/O	
M4	I/O	
N4	I/O	
M5	I/O	
K6	I/O	
N5	I/O	
N6	I/O	
L6	I/O	
M6	I/O	
M7	I/O	
N7	I/O	
N8	I/O	
M8	I/O	
L8	I/O	
K8	I/O	
N9	I/O	