



Welcome to [E-XFL.COM](https://www.e-xfl.com)

Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

Details

| | |
|--------------------------------|---|
| Product Status | Obsolete |
| Number of LABs/CLBs | - |
| Number of Logic Elements/Cells | - |
| Total RAM Bits | - |
| Number of I/O | 57 |
| Number of Gates | 3000 |
| Voltage - Supply | 3V ~ 3.6V, 4.75V ~ 5.25V |
| Mounting Type | Surface Mount |
| Operating Temperature | 0°C ~ 70°C (TA) |
| Package / Case | 68-LCC (J-Lead) |
| Supplier Device Package | 68-PLCC (24.23x24.23) |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/a40mx02-2pl68 |

Contents

| | | |
|--------|---|----|
| 1 | Revision History | 1 |
| 1.1 | Revision 15.0 | 1 |
| 1.2 | Revision 14.0 | 1 |
| 1.3 | Revision 13.0 | 1 |
| 1.4 | Revision 12.0 | 1 |
| 1.5 | Revision 11.0 | 1 |
| 1.6 | Revision 10.0 | 1 |
| 1.7 | Revision 9.0 | 2 |
| 1.8 | Revision 6.0 | 2 |
| 2 | 40MX and 42MX FPGA Families | 1 |
| 2.1 | Features | 1 |
| 2.1.1 | High Capacity | 1 |
| 2.1.2 | High Performance | 1 |
| 2.1.3 | HiRel Features | 1 |
| 2.1.4 | Ease of Integration | 1 |
| 2.2 | Product Profile | 1 |
| 2.3 | Ordering Information | 3 |
| 2.4 | Plastic Device Resources | 4 |
| 2.5 | Ceramic Device Resources | 4 |
| 2.6 | Temperature Grade Offerings | 5 |
| 2.7 | Speed Grade Offerings | 5 |
| 3 | 40MX and 42MX FPGAs | 6 |
| 3.1 | General Description | 6 |
| 3.2 | MX Architectural Overview | 6 |
| 3.2.1 | Logic Modules | 6 |
| 3.2.2 | Dual-Port SRAM Modules | 8 |
| 3.2.3 | Routing Structure | 9 |
| 3.2.4 | Clock Networks | 10 |
| 3.2.5 | MultiPlex I/O Modules | 11 |
| 3.3 | Other Architectural Features | 12 |
| 3.3.1 | Performance | 12 |
| 3.3.2 | User Security | 12 |
| 3.3.3 | Programming | 12 |
| 3.3.4 | Power Supply | 13 |
| 3.3.5 | Power-Up/Down in Mixed-Voltage Mode | 13 |
| 3.3.6 | Transient Current | 13 |
| 3.3.7 | Low Power Mode | 14 |
| 3.4 | Power Dissipation | 14 |
| 3.4.1 | General Power Equation | 14 |
| 3.4.2 | Static Power Component | 14 |
| 3.4.3 | Active Power Component | 14 |
| 3.4.4 | Equivalent Capacitance | 15 |
| 3.4.5 | C _{EQ} Values for Microsemi MX FPGAs | 15 |
| 3.4.6 | Test Circuitry and Silicon Explorer II Probe | 16 |
| 3.4.7 | Design Consideration | 17 |
| 3.4.8 | IEEE Standard 1149.1 Boundary Scan Test (BST) Circuitry | 17 |
| 3.4.9 | JTAG Mode Activation | 19 |
| 3.4.10 | TRST Pin and TAP Controller Reset | 19 |

| | | |
|----------|--|-----------|
| 3.4.11 | Boundary Scan Description Language (BSDL) File | 19 |
| 3.5 | Development Tool Support | 19 |
| 3.6 | Related Documents | 20 |
| 3.6.1 | Application Notes | 20 |
| 3.6.2 | User Guides and Manuals | 20 |
| 3.6.3 | Miscellaneous | 20 |
| 3.7 | 5.0 V Operating Conditions | 20 |
| 3.7.1 | 5 V TTL Electrical Specifications | 21 |
| 3.8 | 3.3 V Operating Conditions | 22 |
| 3.8.1 | 3.3 V LVTTTL Electrical Specifications | 23 |
| 3.9 | Mixed 5.0 V / 3.3 V Operating Conditions (for 42MX Devices Only) | 23 |
| 3.9.1 | Mixed 5.0V/3.3V Electrical Specifications | 25 |
| 3.9.2 | Output Drive Characteristics for 5.0 V PCI Signaling | 25 |
| 3.9.3 | Output Drive Characteristics for 3.3 V PCI Signaling | 27 |
| 3.9.4 | Junction Temperature (T _J) | 28 |
| 3.9.5 | Package Thermal Characteristics | 28 |
| 3.10 | Timing Models | 30 |
| 3.10.1 | Parameter Measurement | 32 |
| 3.10.2 | Sequential Module Timing Characteristics | 34 |
| 3.10.3 | Sequential Timing Characteristics | 34 |
| 3.10.4 | Decode Module Timing | 35 |
| 3.10.5 | SRAM Timing Characteristics | 35 |
| 3.10.6 | Dual-Port SRAM Timing Waveforms | 35 |
| 3.10.7 | Predictable Performance: Tight Delay Distributions | 37 |
| 3.11 | Timing Characteristics | 37 |
| 3.11.1 | Critical Nets and Typical Nets | 37 |
| 3.11.2 | Long Tracks | 37 |
| 3.11.3 | Timing Derating | 38 |
| 3.11.4 | Temperature and Voltage Derating Factors | 38 |
| 3.11.5 | PCI System Timing Specification | 40 |
| 3.11.6 | PCI Models | 40 |
| 3.12 | Pin Descriptions | 83 |
| 4 | Package Pin Assignments | 86 |

2.6 Temperature Grade Offerings

Table 4 • Temperature Grade Offerings

| Package | A40MX02 | A40MX04 | A42MX09 | A42MX16 | A42MX24 | A42MX36 |
|----------|------------|------------|------------|------------|------------|------------|
| PLCC 44 | C, I, M | C, I, M | | | | |
| PLCC 68 | C, I, A, M | C, I, M | | | | |
| PLCC 84 | | C, I, A, M | C, I, A, M | C, I, M | C, I, M | |
| PQFP 100 | C, I, A, M | C, I, A, M | C, I, A, M | C, I, M | | |
| PQFP 144 | | | C | | | |
| PQFP 160 | | | C, I, A, M | C, I, M | C, I, A, M | |
| PQFP 208 | | | | C, I, A, M | C, I, A, M | C, I, A, M |
| PQFP 240 | | | | | | C, I, A, M |
| VQFP 80 | C, I, A, M | C, I, A, M | | | | |
| VQFP 100 | | | C, I, A, M | C, I, A, M | | |
| TQFP 176 | | | C, I, A, M | C, I, A, M | C, I, A, M | |
| PBGA 272 | | | | | | C, I, M |
| CQFP 172 | | | | C, M, B | | |
| CQFP 208 | | | | | | C, M, B |
| CQFP 256 | | | | | | C, M, B |
| CPGA 132 | | | C, M, B | | | |

Note: C = Commercial
 I = Industrial
 A = Automotive
 M = Military
 B = MIL-STD-883 Class B

2.7 Speed Grade Offerings

Table 5 • Speed Grade Offerings

| | - F | Std | -1 | -2 | -3 |
|---|-----|-----|----|----|----|
| C | P | P | P | P | P |
| I | | P | P | P | P |
| A | | P | | | |
| M | | P | P | | |
| B | | P | P | | |

Note: See the 40MX and 42MX Automotive Family FPGAs datasheet for details on automotive-grade MX offerings.

Contact your local *Microsemi Sales representative* for device availability.

Silicon Sculptor programs devices independently to achieve the fastest programming times possible. After being programmed, each fuse is verified to insure that it has been programmed correctly. Furthermore, at the end of programming, there are integrity tests that are run to ensure no extra fuses have been programmed. Not only does it test fuses (both programmed and non-programmed), Silicon Sculptor also allows self-test to verify its own hardware extensively.

The procedure for programming an MX device using Silicon Sculptor is as follows:

1. Load the *.AFM file
2. Select the device to be programmed
3. Begin programming

When the design is ready to go to production, Microsemi offers device volume-programming services either through distribution partners or via In-House Programming from the factory.

For more details on programming MX devices, see the *AC225: Programming Antifuse Devices* application note and the *Silicon Sculptor 3 Programmers User Guide*.

3.3.4 Power Supply

MX devices are designed to operate in both 5.0V and 3.3V environments. In particular, 42MX devices can operate in mixed 5.0 V/3.3 V systems. The following table describes the voltage support of MX devices.

Table 6 • Voltage Support of MX Devices

| Device | VCC | VCCA | VCCI | Maximum Input Tolerance | Nominal Output Voltage |
|--------|-------|-------|-------|-------------------------|------------------------|
| 40MX | 5.0 V | – | – | 5.5 V | 5.0 V |
| | 3.3 V | – | – | 3.6 V | 3.3 V |
| 42MX | – | 5.0 V | 5.0 V | 5.5 V | 5.0 V |
| | – | 3.3 V | 3.3 V | 3.6 V | 3.3 V |
| | – | 5.0 V | 3.3 V | 5.5 V | 3.3 V |

For A42MX24 and A42MX36 devices the VCCA supply has to be monotonic during power up in order for the POR to issue reset to the JTAG state machine correctly. For more information, see the *AC291: 42MX Family Devices Power-Up Behavior*.

3.3.5 Power-Up/Down in Mixed-Voltage Mode

When powering up 42MX in mixed voltage mode (VCCA = 5.0 V and VCCI = 3.3 V), VCCA must be greater than or equal to VCCI throughout the power-up sequence. If VCCI exceeds VCCA during power-up, one of two things will happen:

- The input protection diode on the I/Os will be forward biased
- The I/Os will be at logical High

In either case, ICC rises to high levels. For power-down, any sequence with VCCA and VCCI can be implemented.

3.3.6 Transient Current

Due to the simultaneous random logic switching activity during power-up, a transient current may appear on the core supply (VCC). Customers must use a regulator for the VCC supply that can source a minimum of 100 mA for transient current during power-up. Failure to provide enough power can prevent the system from powering up properly and result in functional failure. However, there are no reliability concerns, since transient current is distributed across the die instead of confined to a localized spot.

Since the transient current is not due to I/O switching, its value and duration are independent of the VCCI.

Additionally, the back-annotation flow is compatible with all the major simulators and the simulation results can be cross-probed with Silicon Explorer II, Microsemi's integrated verification and logic analysis tool. Another tool included in the Libero software is the SmartGen macro builder, which easily creates popular and commonly used logic functions for implementation into your schematic or HDL design.

Microsemi's Libero software is compatible with the most popular FPGA design entry and verification tools from companies such as Mentor Graphics, Synopsys, and Cadence design systems.

See the Libero IDE web content at www.microsemi.com/soc/products/software/libero/default.aspx for further information on licensing and current operating system support.

3.6 Related Documents

The following sections give the list of related documents which can be referred for this datasheet.

3.6.1 Application Notes

- *AC278: BSDL Files Format Description*
- *AC225: Programming Antifuse Devices*
- *AC168: Implementation of Security in Microsemi Antifuse FPGAs*

3.6.2 User Guides and Manuals

- *Antifuse Macro Library Guide*
- *Silicon Sculptor Programmers User Guide*

3.6.3 Miscellaneous

Libero IDE Flow Diagram

3.7 5.0 V Operating Conditions

The following tables show 5.0 V operating conditions.

Table 12 • Absolute Maximum Ratings for 40MX Devices*

| Symbol | Parameter | Limits | Units |
|------------------|---------------------|-----------------|-------|
| VCC | DC Supply Voltage | -0.5 to +7.0 | V |
| VI | Input Voltage | -0.5 to VCC+0.5 | V |
| VO | Output Voltage | -0.5 to VCC+0.5 | V |
| t _{STG} | Storage Temperature | -65 to +150 | °C |

Note: *Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum rated conditions for extended periods may affect device reliability. Devices should not be operated outside the recommended operating conditions.

Table 13 • Absolute Maximum Ratings for 42MX Devices*

| Symbol | Parameter | Limits | Units |
|------------------|-----------------------------|------------------|-------|
| VCCI | DC Supply Voltage for I/Os | -0.5 to +7.0 | V |
| VCCA | DC Supply Voltage for Array | -0.5 to +7.0 | V |
| VI | Input Voltage | -0.5 to VCCI+0.5 | V |
| VO | Output Voltage | -0.5 to VCCI+0.5 | V |
| t _{STG} | Storage Temperature | -65 to +150 | °C |

3.8.1 3.3 V LVTTTL Electrical Specifications

Table 19 • 3.3V LVTTTL Electrical Specifications

| Symbol | Parameter | Commercial | | Commercial -F | | Industrial | | Military | | Units |
|--|---|------------|------------|---------------|------------|------------|------------|----------|------------|-------|
| | | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | |
| VOH ¹ | IOH = -4 mA | 2.15 | | 2.15 | | 2.4 | | 2.4 | | V |
| VOL ¹ | IOL = 6 mA | | 0.4 | | 0.4 | | 0.48 | | 0.48 | V |
| VIL | | -0.3 | 0.8 | -0.3 | 0.8 | -0.3 | 0.8 | -0.3 | 0.8 | V |
| VIH (40MX) | | 2.0 | VCC + 0.3 | 2.0 | VCC + 0.3 | 2.0 | VCC + 0.3 | 2.0 | VCC + 0.3 | V |
| VIH (42MX) | | 2.0 | VCCI + 0.3 | 2.0 | VCCI + 0.3 | 2.0 | VCCI + 0.3 | 2.0 | VCCI + 0.3 | V |
| IIL | | | -10 | | -10 | | -10 | | -10 | μA |
| IIH | | | -10 | | -10 | | -10 | | -10 | μA |
| Input Transition Time, T _R and T _F | | | 500 | | 500 | | 500 | | 500 | ns |
| C _{IO} I/O Capacitance | | | 10 | | 10 | | 10 | | 10 | pF |
| Standby Current, ICC ² | A40MX02, A40MX04 | | 3 | | 25 | | 10 | | 25 | mA |
| | A42MX09 | | 5 | | 25 | | 25 | | 25 | mA |
| | A42MX16 | | 6 | | 25 | | 25 | | 25 | mA |
| | A42MX24, A42MX36 | | 15 | | 25 | | 25 | | 25 | mA |
| Low-Power Mode Standby Current | 42MX devices only | | 0.5 | | ICC - 5.0 | | ICC - 5.0 | | ICC - 5.0 | mA |
| I/O, I/O source sink current | Can be derived from the <i>IBIS model</i> (http://www.microsemi.com/soc/techdocs/models/ibis.html) | | | | | | | | | |

1. Only one output tested at a time. VCC/VCCI = min.
2. All outputs unloaded. All inputs = VCC/VCCI or GND.

3.9 Mixed 5.0 V / 3.3 V Operating Conditions (for 42MX Devices Only)

Table 20 • Absolute Maximum Ratings*

| Symbol | Parameter | Limits | Units |
|------------------|-----------------------------|--------------------|-------|
| VCCI | DC Supply Voltage for I/Os | -0.5 to +7.0 | V |
| VCCA | DC Supply Voltage for Array | -0.5 to +7.0 | V |
| VI | Input Voltage | -0.5 to VCCA + 0.5 | V |
| VO | Output Voltage | -0.5 to VCCI + 0.5 | V |
| t _{STG} | Storage Temperature | -65 to +150 | °C |

Note: *Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. Exposure to absolute maximum rated conditions for extended periods may affect device

Table 23 • DC Specification (5.0 V PCI Signaling)¹

| Symbol | Parameter | Condition | PCI | | MX | | Units |
|------------------|-----------------------|-----------|------|------|------|---------------------|-------|
| | | | Min. | Max. | Min. | Max. | |
| C _{IN} | Input Pin Capacitance | | | 10 | — | 10 | pF |
| C _{CLK} | CLK Pin Capacitance | | 5 | 12 | — | 10 | pF |
| L _{PIN} | Pin Inductance | | | 20 | — | < 8 nH ⁴ | nH |

1. PCI Local Bus Specification, Version 2.1, Section 4.2.1.1.
2. Maximum rating for VCCI –0.5 V to 7.0 V
3. VIH(Min) is 2.4V for A42MX36 family. This applies only to VCCI of 5V and is not applicable to VCCI of 3.3V.
4. Dependent upon the chosen package. PCI recommends QFP and BGA packaging to reduce pin inductance and capacitance.

Table 24 • AC Specifications (5.0V PCI Signaling)*

| Symbol | Parameter | Condition | PCI | | MX | | Units |
|----------|-----------------------|-----------------------|------------------------------|------|------|------|-------|
| | | | Min. | Max. | Min. | Max. | |
| ICL | Low Clamp Current | $-5 < V_{IN} \leq -1$ | $-25 + (V_{IN} + 1) / 0.015$ | | -60 | -10 | mA |
| Slew (r) | Output Rise Slew Rate | 0.4 V to 2.4 V load | 1 | 5 | 1.8 | 2.8 | V/ns |
| Slew (f) | Output Fall Slew Rate | 2.4 V to 0.4 V load | 1 | 5 | 2.8 | 4.3 | V/ns |

Note: *PCI Local Bus Specification, Version 2.1, Section 4.2.1.2.

3.9.3 Output Drive Characteristics for 3.3 V PCI Signaling

Table 25 • DC Specification (3.3 V PCI Signaling)¹

| Symbol | Parameter | Condition | PCI | | MX | | Units |
|--------|----------------------------|-------------------|------|-----------|------|---------------------|-------|
| | | | Min. | Max. | Min. | Max. | |
| VCCI | Supply Voltage for I/Os | | 3.0 | 3.6 | 3.0 | 3.6 ² | V |
| VIH | Input High Voltage | | 0.5 | VCC + 0.5 | 0.5 | VCCI + 0.3 | V |
| VIL | Input Low Voltage | | -0.5 | 0.8 | -0.3 | 0.8 | V |
| IIH | Input High Leakage Current | VIN = 2.7 V | | 70 | | 10 | μA |
| IIL | Input Leakage Current | | | -70 | | -10 | μA |
| VOH | Output High Voltage | IOUT = -2 mA | 0.9 | | 3.3 | | V |
| VOL | Output Low Voltage | IOUT = 3 mA, 6 mA | | 0.1 | | 0.1 VCCI | V |
| CIN | Input Pin Capacitance | | | 10 | | 10 | pF |
| CCLK | CLK Pin Capacitance | | 5 | 12 | | 10 | pF |
| LPIN | Pin Inductance | | | 20 | | < 8 nH ³ | nH |

1. PCI Local Bus Specification, Version 2.1, Section 4.2.2.1.

2. Maximum rating for VCCI -0.5 V to 7.0V.

3. Dependent upon the chosen package. PCI recommends QFP and BGA packaging to reduce pin inductance and capacitance.

Table 26 • AC Specifications for (3.3 V PCI Signaling)*

| Symbol | Parameter | Condition | PCI | | MX | | Units |
|----------|-----------------------|---------------------|-------------------------|------|------|------|-------|
| | | | Min. | Max. | Min. | Max. | |
| ICL | Low Clamp Current | -5 < VIN ≤ -1 | -25 + (VIN + 1) / 0.015 | | -60 | -10 | mA |
| Slew (r) | Output Rise Slew Rate | 0.2 V to 0.6 V load | 1 | 4 | 1.8 | 2.8 | V/ns |
| Slew (f) | Output Fall Slew Rate | 0.6 V to 0.2 V load | 1 | 4 | 2.8 | 4.0 | V/ns |

Note: *PCI Local Bus Specification, Version 2.1, Section 4.2.2.2.

Table 42 • A42MX24 Timing Characteristics (Nominal 5.0 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 4.75 V, T_J = 70°C)

| Parameter / Description | -3 Speed | | -2 Speed | | -1 Speed | | Std Speed | | -F Speed | | Units |
|--|----------------------------|------|----------|------|----------|------|-----------|------|----------|------|-------|
| | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | |
| Input Module Propagation Delays | | | | | | | | | | | |
| t _{INPY} | Input Data Pad-to-Y | | 1.0 | 1.1 | 1.3 | 1.5 | 2.1 | | | ns | |
| t _{INGO} | Input Latch Gate-to-Output | | 1.3 | 1.4 | 1.6 | 1.9 | 2.6 | | | ns | |
| t _{INH} | Input Latch Hold | | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | | | ns | |
| t _{INSU} | Input Latch Set-Up | | 0.5 | 0.5 | 0.6 | 0.7 | 1.0 | | | ns | |
| t _{ILA} | Latch Active Pulse Width | | 4.7 | 5.2 | 5.9 | 6.9 | 9.7 | | | ns | |

Table 49 • PL84

| PL84 | | | | |
|-------------------|-------------------------|-------------------------|-------------------------|-------------------------|
| Pin Number | A40MX04 Function | A42MX09 Function | A42MX16 Function | A42MX24 Function |
| 84 | I/O | VCCA | VCCA | VCCA |

Figure 41 • PQ100




Table 50 • PQ 100

| PQ100 | | | | |
|-------------------|-------------------------|-------------------------|-------------------------|-------------------------|
| Pin Number | A40MX02 Function | A40MX04 Function | A42MX09 Function | A42MX16 Function |
| 1 | NC | NC | I/O | I/O |
| 2 | NC | NC | DCLK, I/O | DCLK, I/O |
| 3 | NC | NC | I/O | I/O |
| 4 | NC | NC | MODE | MODE |
| 5 | NC | NC | I/O | I/O |
| 6 | PRB, I/O | PRB, I/O | I/O | I/O |
| 7 | I/O | I/O | I/O | I/O |
| 8 | I/O | I/O | I/O | I/O |
| 9 | I/O | I/O | GND | GND |
| 10 | I/O | I/O | I/O | I/O |
| 11 | I/O | I/O | I/O | I/O |
| 12 | I/O | I/O | I/O | I/O |
| 13 | GND | GND | I/O | I/O |
| 14 | I/O | I/O | I/O | I/O |
| 15 | I/O | I/O | I/O | I/O |
| 16 | I/O | I/O | VCCA | VCCA |
| 17 | I/O | I/O | VCCI | VCCA |
| 18 | I/O | I/O | I/O | I/O |

Table 50 • PQ 100

| PQ100 | | | | |
|-------------------|-------------------------|-------------------------|-------------------------|-------------------------|
| Pin Number | A40MX02 Function | A40MX04 Function | A42MX09 Function | A42MX16 Function |
| 56 | VCC | VCC | I/O | I/O |
| 57 | I/O | I/O | GND | GND |
| 58 | I/O | I/O | I/O | I/O |
| 59 | I/O | I/O | I/O | I/O |
| 60 | I/O | I/O | I/O | I/O |
| 61 | I/O | I/O | I/O | I/O |
| 62 | I/O | I/O | I/O | I/O |
| 63 | GND | GND | I/O | I/O |
| 64 | I/O | I/O | LP | LP |
| 65 | I/O | I/O | VCCA | VCCA |
| 66 | I/O | I/O | VCCI | VCCI |
| 67 | I/O | I/O | VCCA | VCCA |
| 68 | I/O | I/O | I/O | I/O |
| 69 | VCC | VCC | I/O | I/O |
| 70 | I/O | I/O | I/O | I/O |
| 71 | I/O | I/O | I/O | I/O |
| 72 | I/O | I/O | GND | GND |
| 73 | I/O | I/O | I/O | I/O |
| 74 | I/O | I/O | I/O | I/O |
| 75 | I/O | I/O | I/O | I/O |
| 76 | I/O | I/O | I/O | I/O |
| 77 | NC | NC | I/O | I/O |
| 78 | NC | NC | I/O | I/O |
| 79 | NC | NC | SDI, I/O | SDI, I/O |
| 80 | NC | I/O | I/O | I/O |
| 81 | NC | I/O | I/O | I/O |
| 82 | NC | I/O | I/O | I/O |
| 83 | I/O | I/O | I/O | I/O |
| 84 | I/O | I/O | GND | GND |
| 85 | I/O | I/O | I/O | I/O |
| 86 | GND | GND | I/O | I/O |
| 87 | GND | GND | PRA, I/O | PRA, I/O |
| 88 | I/O | I/O | I/O | I/O |
| 89 | I/O | I/O | CLKA, I/O | CLKA, I/O |
| 90 | CLK, I/O | CLK, I/O | VCCA | VCCA |
| 91 | I/O | I/O | I/O | I/O |
| 92 | MODE | MODE | CLKB, I/O | CLKB, I/O |

Table 51 • PQ144

| PQ144 | |
|-------------------|-------------------------|
| Pin Number | A42MX09 Function |
| 6 | I/O |
| 7 | I/O |
| 8 | I/O |
| 9 | GNDQ |
| 10 | GNDI |
| 11 | NC |
| 12 | I/O |
| 13 | I/O |
| 14 | I/O |
| 15 | I/O |
| 16 | I/O |
| 17 | I/O |
| 18 | VSV |
| 19 | VCC |
| 20 | VCCI |
| 21 | NC |
| 22 | I/O |
| 23 | I/O |
| 24 | I/O |
| 25 | I/O |
| 26 | I/O |
| 27 | I/O |
| 28 | GND |
| 29 | GNDI |
| 30 | NC |
| 31 | I/O |
| 32 | I/O |
| 33 | I/O |
| 34 | I/O |
| 35 | I/O |
| 36 | I/O |
| 37 | BININ |
| 38 | BINOUT |
| 39 | I/O |
| 40 | I/O |
| 41 | I/O |
| 42 | I/O |

Table 51 • PQ144

| PQ144 | |
|-------------------|-------------------------|
| Pin Number | A42MX09 Function |
| 43 | I/O |
| 44 | GNDQ |
| 45 | GNDI |
| 46 | NC |
| 47 | I/O |
| 48 | I/O |
| 49 | I/O |
| 50 | I/O |
| 51 | I/O |
| 52 | I/O |
| 53 | I/O |
| 54 | VCC |
| 55 | VCCI |
| 56 | NC |
| 57 | I/O |
| 58 | I/O |
| 59 | I/O |
| 60 | I/O |
| 61 | I/O |
| 62 | I/O |
| 63 | I/O |
| 64 | GND |
| 65 | GNDI |
| 66 | I/O |
| 67 | I/O |
| 68 | I/O |
| 69 | I/O |
| 70 | I/O |
| 71 | SDO |
| 72 | I/O |
| 73 | I/O |
| 74 | I/O |
| 75 | I/O |
| 76 | I/O |
| 77 | I/O |
| 78 | I/O |
| 79 | GNDQ |

Table 51 • PQ144

| PQ144 | |
|-------------------|-------------------------|
| Pin Number | A42MX09 Function |
| 80 | GNDI |
| 81 | NC |
| 82 | I/O |
| 83 | I/O |
| 84 | I/O |
| 85 | I/O |
| 86 | I/O |
| 87 | I/O |
| 88 | VKS |
| 89 | VPP |
| 90 | VCC |
| 91 | VCCI |
| 92 | NC |
| 93 | VSV |
| 94 | I/O |
| 95 | I/O |
| 96 | I/O |
| 97 | I/O |
| 98 | I/O |
| 99 | I/O |
| 100 | GND |
| 101 | GNDI |
| 102 | NC |
| 103 | I/O |
| 104 | I/O |
| 105 | I/O |
| 106 | I/O |
| 107 | I/O |
| 108 | I/O |
| 109 | I/O |
| 110 | SDI |
| 111 | I/O |
| 112 | I/O |
| 113 | I/O |
| 114 | I/O |
| 115 | I/O |
| 116 | GNDQ |

Table 54 • PQ240

| PQ240 | |
|-------------------|-------------------------|
| Pin Number | A42MX36 Function |
| 15 | QCLKC, I/O |
| 16 | I/O |
| 17 | WD, I/O |
| 18 | WD, I/O |
| 19 | I/O |
| 20 | I/O |
| 21 | WD, I/O |
| 22 | WD, I/O |
| 23 | I/O |
| 24 | PRB, I/O |
| 25 | I/O |
| 26 | CLKB, I/O |
| 27 | I/O |
| 28 | GND |
| 29 | VCCA |
| 30 | VCCI |
| 31 | I/O |
| 32 | CLKA, I/O |
| 33 | I/O |
| 34 | PRA, I/O |
| 35 | I/O |
| 36 | I/O |
| 37 | WD, I/O |
| 38 | WD, I/O |
| 39 | I/O |
| 40 | I/O |
| 41 | I/O |
| 42 | I/O |
| 43 | I/O |
| 44 | I/O |
| 45 | QCLKD, I/O |
| 46 | I/O |
| 47 | WD, I/O |
| 48 | WD, I/O |
| 49 | I/O |
| 50 | I/O |
| 51 | I/O |

Table 54 • PQ240

| PQ240 | |
|-------------------|-------------------------|
| Pin Number | A42MX36 Function |
| 126 | WD, I/O |
| 127 | I/O |
| 128 | VCCI |
| 129 | I/O |
| 130 | I/O |
| 131 | I/O |
| 132 | WD, I/O |
| 133 | WD, I/O |
| 134 | I/O |
| 135 | QCLKB, I/O |
| 136 | I/O |
| 137 | I/O |
| 138 | I/O |
| 139 | I/O |
| 140 | I/O |
| 141 | I/O |
| 142 | WD, I/O |
| 143 | WD, I/O |
| 144 | I/O |
| 145 | I/O |
| 146 | I/O |
| 147 | I/O |
| 148 | I/O |
| 149 | I/O |
| 150 | VCCI |
| 151 | VCCA |
| 152 | GND |
| 153 | I/O |
| 154 | I/O |
| 155 | I/O |
| 156 | I/O |
| 157 | I/O |
| 158 | I/O |
| 159 | WD, I/O |
| 160 | WD, I/O |
| 161 | I/O |
| 162 | I/O |

Table 55 • VQ80

| VQ80 | | |
|-------------------|-----------------------------|-----------------------------|
| Pin Number | A40MX02 Function | A40MX04 Function |
| 49 | I/O | I/O |
| 50 | CLK, I/O | CLK, I/O |
| 51 | I/O | I/O |
| 52 | MODE | MODE |
| 53 | VCC | VCC |
| 54 | NC | I/O |
| 55 | NC | I/O |
| 56 | NC | I/O |
| 57 | SDI, I/O | SDI, I/O |
| 58 | DCLK, I/O | DCLK, I/O |
| 59 | PRA, I/O | PRA, I/O |
| 60 | NC | NC |
| 61 | PRB, I/O | PRB, I/O |
| 62 | I/O | I/O |
| 63 | I/O | I/O |
| 64 | I/O | I/O |
| 65 | I/O | I/O |
| 66 | I/O | I/O |
| 67 | I/O | I/O |
| 68 | GND | GND |
| 69 | I/O | I/O |
| 70 | I/O | I/O |
| 71 | I/O | I/O |
| 72 | I/O | I/O |
| 73 | I/O | I/O |
| 74 | VCC | VCC |
| 75 | I/O | I/O |
| 76 | I/O | I/O |
| 77 | I/O | I/O |
| 78 | I/O | I/O |
| 79 | I/O | I/O |
| 80 | I/O | I/O |

Table 57 • TQ176

| TQ176 | | | |
|-------------------|-------------------------|-------------------------|-------------------------|
| Pin Number | A42MX09 Function | A42MX16 Function | A42MX24 Function |
| 158 | CLKB, I/O | CLKB, I/O | CLKB, I/O |
| 159 | I/O | I/O | I/O |
| 160 | PRB, I/O | PRB, I/O | PRB, I/O |
| 161 | NC | I/O | WD, I/O |
| 162 | I/O | I/O | WD, I/O |
| 163 | I/O | I/O | I/O |
| 164 | I/O | I/O | I/O |
| 165 | NC | NC | WD, I/O |
| 166 | NC | I/O | WD, I/O |
| 167 | I/O | I/O | I/O |
| 168 | NC | I/O | I/O |
| 169 | I/O | I/O | I/O |
| 170 | NC | VCCI | VCCI |
| 171 | I/O | I/O | WD, I/O |
| 172 | I/O | I/O | WD, I/O |
| 173 | NC | I/O | I/O |
| 174 | I/O | I/O | I/O |
| 175 | DCLK, I/O | DCLK, I/O | DCLK, I/O |
| 176 | I/O | I/O | I/O |

Figure 49 • CQ208




Table 60 • BG272

| BG272 | |
|-------------------|-------------------------|
| Pin Number | A42MX36 Function |
| V16 | I/O |
| V17 | I/O |
| V18 | SDO, TDO, I/O |
| V19 | I/O |
| V20 | I/O |
| W1 | GND |
| W2 | GND |
| W3 | I/O |
| W4 | TMS, I/O |
| W5 | I/O |
| W6 | I/O |
| W7 | I/O |
| W8 | WD, I/O |
| W9 | WD, I/O |
| W10 | I/O |
| W11 | I/O |
| W12 | I/O |
| W13 | WD, I/O |
| W14 | I/O |
| W15 | I/O |
| W16 | WD, I/O |
| W17 | I/O |
| W18 | WD, I/O |
| W19 | GND |
| W20 | GND |
| Y1 | GND |
| Y2 | GND |
| Y3 | I/O |
| Y4 | TDI, I/O |
| Y5 | WD, I/O |
| Y6 | I/O |
| Y7 | QCLKA, I/O |
| Y8 | I/O |
| Y9 | I/O |
| Y10 | I/O |
| Y11 | I/O |
| Y12 | I/O |

Table 62 • CQ172

| | |
|----|--------|
| 21 | I/O |
| 22 | GND |
| 23 | VCCI |
| 24 | VSV |
| 25 | I/O |
| 26 | I/O |
| 27 | VCC |
| 28 | I/O |
| 29 | I/O |
| 30 | I/O |
| 31 | I/O |
| 32 | GND |
| 33 | I/O |
| 34 | I/O |
| 35 | I/O |
| 36 | I/O |
| 37 | GND |
| 38 | I/O |
| 39 | I/O |
| 40 | I/O |
| 41 | I/O |
| 42 | I/O |
| 43 | I/O |
| 44 | BININ |
| 45 | BINOUT |
| 46 | I/O |
| 47 | I/O |
| 48 | I/O |
| 49 | I/O |
| 50 | VCCI |
| 51 | I/O |
| 52 | I/O |
| 53 | I/O |
| 54 | I/O |
| 55 | GND |
| 56 | I/O |
| 57 | I/O |
| 58 | I/O |
| 59 | I/O |