

Welcome to [E-XFL.COM](#)

### Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

#### Details

Product Status	Obsolete
Number of LABs/CLBs	-
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	34
Number of Gates	3000
Voltage - Supply	3V ~ 3.6V, 4.5V ~ 5.5V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 85°C (TA)
Package / Case	44-LCC (J-Lead)
Supplier Device Package	44-PLCC (16.59x16.59)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/microchip-technology/a40mx02-3pl44i">https://www.e-xfl.com/product-detail/microchip-technology/a40mx02-3pl44i</a>

# Tables


---

Table 1	Product profile .....	1
Table 2	Plastic Device Resources .....	4
Table 3	Ceramic Device Resources .....	4
Table 4	Temperature Grade Offerings .....	5
Table 5	Speed Grade Offerings .....	5
Table 6	Voltage Support of MX Devices .....	13
Table 7	Fixed Capacitance Values for MX FPGAs (pF) .....	16
Table 8	Device Configuration Options for Probe Capability .....	17
Table 9	Test Access Port Descriptions .....	18
Table 10	Supported BST Public Instructions .....	18
Table 11	Boundary Scan Pin Configuration and Functionality .....	19
Table 12	Absolute Maximum Ratings for 40MX Devices*	20
Table 13	Absolute Maximum Ratings for 42MX Devices*	20
Table 14	Recommended Operating Conditions .....	21
Table 15	5V TTL Electrical Specifications .....	21
Table 16	Absolute Maximum Ratings for 40MX Devices*	22
Table 17	Absolute Maximum Ratings for 42MX Devices*	22
Table 18	Recommended Operating Conditions .....	22
Table 19	3.3V LVTTL Electrical Specifications .....	23
Table 20	Absolute Maximum Ratings*	23
Table 21	Recommended Operating Conditions .....	24
Table 22	Mixed 5.0V/3.3V Electrical Specifications .....	25
Table 23	DC Specification (5.0 V PCI Signaling) .....	25
Table 24	AC Specifications (5.0V PCI Signaling)* .....	26
Table 25	DC Specification (3.3 V PCI Signaling) .....	27
Table 26	AC Specifications for (3.3 V PCI Signaling)* .....	27
Table 27	Package Thermal Characteristics .....	29
Table 28	42MX Temperature and Voltage Derating Factors (Normalized to $T_J = 25^\circ\text{C}$ , $\text{VCCA} = 5.0 \text{ V}$ ) .....	38
Table 29	40MX Temperature and Voltage Derating Factors(Normalized to $T_J = 25^\circ\text{C}$ , $\text{VCC} = 5.0 \text{ V}$ ) .....	38
Table 30	42MX Temperature and Voltage Derating Factors(Normalized to $T_J = 25^\circ\text{C}$ , $\text{VCCA} = 3.3 \text{ V}$ ) .....	39
Table 31	40MX Temperature and Voltage Derating Factors (Normalized to $T_J = 25^\circ\text{C}$ , $\text{VCC} = 3.3 \text{ V}$ ) .....	39
Table 32	Clock Specification for 33 MHz PCI .....	40
Table 33	Timing Parameters for 33 MHz PCI .....	40
Table 34	A40MX02 Timing Characteristics (Nominal 5.0 V Operation) .....	41
Table 35	A40MX02 Timing Characteristics (Nominal 3.3 V Operation) .....	43
Table 36	A40MX04 Timing Characteristics (Nominal 5.0 V Operation) (Worst-Case Commercial Conditions, $\text{VCC} = 4.75 \text{ V}$ , $T_J = 70^\circ\text{C}$ ) .....	46
Table 37	A40MX04 Timing Characteristics (Nominal 3.3 V Operation) (Worst-Case Commercial Conditions, $\text{VCC} = 3.0 \text{ V}$ , $T_J = 70^\circ\text{C}$ ) .....	49
Table 38	A42MX09 Timing Characteristics (Nominal 5.0 V Operation) (Worst-Case Commercial Conditions, $\text{VCCA} = 4.75 \text{ V}$ , $T_J = 70^\circ\text{C}$ ) .....	52
Table 39	A42MX09 Timing Characteristics (Nominal 3.3 V Operation) (Worst-Case Commercial Conditions, $\text{VCCA} = 3.0 \text{ V}$ , $T_J = 70^\circ\text{C}$ ) .....	56
Table 40	A42MX16 Timing Characteristics (Nominal 5.0 V Operation) (Worst-Case Commercial Conditions, $\text{VCCA} = 4.75 \text{ V}$ , $T_J = 70^\circ\text{C}$ ) .....	60
Table 41	A42MX16 Timing Characteristics (Nominal 3.3 V Operation) (Worst-Case Commercial Conditions, $\text{VCCA} = 3.0 \text{ V}$ , $T_J = 70^\circ\text{C}$ ) .....	64
Table 42	A42MX24 Timing Characteristics (Nominal 5.0 V Operation) (Worst-Case Commercial Conditions, $\text{VCCA} = 4.75 \text{ V}$ , $T_J = 70^\circ\text{C}$ ) .....	67
Table 43	A42MX24 Timing Characteristics (Nominal 3.3 V Operation) (Worst-Case Commercial Conditions, $\text{VCCA} = 3.0 \text{ V}$ , $T_J = 70^\circ\text{C}$ ) .....	71
Table 44	A42MX36 Timing Characteristics (Nominal 5.0 V Operation)(Worst-Case Commercial Conditions, $\text{VCCA} = 4.75 \text{ V}$ , $T_J = 70^\circ\text{C}$ ) .....	75
Table 45	A42MX36 Timing Characteristics (Nominal 3.3 V Operation) (Worst-Case Commercial Conditions, $\text{VCCA} = 3.0 \text{ V}$ , $T_J = 70^\circ\text{C}$ ) .....	75

## 2.3 Ordering Information


The following figure shows ordering information. All the following tables show plastic and ceramic device resources, temperature and speed grade offerings.

**Figure 1 • Ordering Information**



Each I/O cell has three boundary-scan register cells, each with a serial-in, serial-out, parallel-in, and parallel-out pin. The serial pins are used to serially connect all the boundary-scan register cells in a device into a boundary-scan register chain, which starts at the TDI pin and ends at the TDO pin. The parallel ports are connected to the internal core logic tile and the input, output and control ports of an I/O buffer to capture and load data into the register to control or observe the logic state of each I/O.

**Figure 14 • 42MX IEEE 1149.1 Boundary Scan Circuitry**






**Table 9 • Test Access Port Descriptions**

Port	Description
TMS (Test Mode Select)	Serial input for the test logic control bits. Data is captured on the rising edge of the test logic clock (TCK).
TCK (Test Clock Input)	Dedicated test logic clock used serially to shift test instruction, test data, and control inputs on the rising edge of the clock, and serially to shift the output data on the falling edge of the clock. The maximum clock frequency for TCK is 20 MHz.
TDI (Test Data Input)	Serial input for instruction and test data. Data is captured on the rising edge of the test logic clock.
TDO (Test Data Output)	Serial output for test instruction and data from the test logic. TDO is set to an Inactive Drive state (high impedance) when data scanning is not in progress.

**Table 10 • Supported BST Public Instructions**

Instruction	IR Code (IR2.IR0)	Instruction Type	Description
EXTEST	000	Mandatory	Allows the external circuitry and board-level interconnections to be tested by forcing a test pattern at the output pins and capturing test results at the input pins.
SAMPLE/PRELOAD	001	Mandatory	Allows a snapshot of the signals at the device pins to be captured and examined during operation
HIGH Z	101	Optional	Tristates all I/Os to allow external signals to drive pins. See the IEEE Standard 1149.1 specification.
CLAMP	110	Optional	Allows state of signals driven from component pins to be determined from the Boundary-Scan Register. See the IEEE Standard 1149.1 specification for details.
BYPASS	111	Mandatory	Enables the bypass register between the TDI and TDO pins. The test data passes through the selected device to adjacent devices in the test chain.

**Figure 22 • AC Test Loads****Figure 23 • Input Buffer Delays****Figure 24 • Module Delays**

approximately a 3 ns to a 6 ns delay, which is represented statistically in higher fanout (FO=8) routing delays in the data sheet specifications section, shown in Table 34, page 41.

### 3.11.3 Timing Derating

MX devices are manufactured with a CMOS process. Therefore, device performance varies according to temperature, voltage, and process changes. Minimum timing parameters reflect maximum operating voltage, minimum operating temperature and best-case processing. Maximum timing parameters reflect minimum operating voltage, maximum operating temperature and worst-case processing.


### 3.11.4 Temperature and Voltage Derating Factors

The following tables and figures show temperature and voltage derating factors for 40MX and 42MX FPGAs.

**Table 28 • 42MX Temperature and Voltage Derating Factors (Normalized to  $T_J = 25^\circ\text{C}$ ,  $VCCA = 5.0 \text{ V}$ )**

Temperature								
42MX Voltage	-55°C	-40°C	0°C	25°C	70°C	85°C	125°C	
4.50	0.93	0.95	1.05	1.09	1.25	1.29	1.41	
4.75	0.88	0.90	1.00	1.03	1.18	1.22	1.34	
5.00	0.85	0.87	0.96	1.00	1.15	1.18	1.29	
5.25	0.84	0.86	0.95	0.97	1.12	1.14	1.28	
5.50	0.83	0.85	0.94	0.96	1.10	1.13	1.26	

**Figure 34 • 42MX Junction Temperature and Voltage Derating Curves (Normalized to  $T_J = 25^\circ\text{C}$ ,  $VCCA = 5.0 \text{ V}$ )**



**Note:** This derating factor applies to all routing and propagation delays

**Table 29 • 40MX Temperature and Voltage Derating Factors (Normalized to  $T_J = 25^\circ\text{C}$ ,  $VCC = 5.0 \text{ V}$ )**

Temperature								
40MX Voltage	-55°C	-40°C	0°C	25°C	70°C	85°C	125°C	
4.50	0.89	0.93	1.02	1.09	1.25	1.31	1.45	
4.75	0.84	0.88	0.97	1.03	1.18	1.24	1.37	
5.00	0.82	0.85	0.94	1.00	1.15	1.20	1.33	
5.25	0.80	0.82	0.91	0.97	1.12	1.16	1.29	
5.50	0.79	0.82	0.90	0.96	1.10	1.15	1.28	

**Table 37 • A40MX04 Timing Characteristics (Nominal 3.3 V Operation) (continued)(Worst-Case Commercial Conditions, VCC = 3.0 V, TJ = 70°C)**

<b>Parameter / Description</b>	<b>-3 Speed</b>		<b>-2 Speed</b>		<b>-1 Speed</b>		<b>Std Speed</b>		<b>-F Speed</b>		<b>Units</b>
	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	
t <sub>WCLKA</sub> Flip-Flop (Latch) Clock Active Pulse Width	4.6		5.3		5.6		7.0		9.8		ns
t <sub>WASYN</sub> Flip-Flop (Latch) Asynchronous Pulse Width	4.6		5.3		5.6		7.0		9.8		ns
t <sub>A</sub> Flip-Flop Clock Input Period	6.8		7.8		8.9		10.4		14.6		ns
f <sub>MAX</sub> Flip-Flop (Latch) Clock Frequency (FO = 128)		109		101		92		80		48	MHz
<b>Input Module Propagation Delays</b>											
t <sub>I<sub>NYH</sub></sub> Pad-to-Y HIGH		1.0		1.1		1.3		1.5		2.1	ns
t <sub>I<sub>NYL</sub></sub> Pad-to-Y LOW		0.9		1.0		1.1		1.3		1.9	ns

**Table 40 • A42MX16 Timing Characteristics (Nominal 5.0 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 4.75 V, TJ = 70°C)**

Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
t <sub>RD3</sub>	FO = 3 Routing Delay		1.3		1.4		1.6		1.9		2.7 ns
t <sub>RD4</sub>	FO = 4 Routing Delay		1.6		1.7		2.0		2.3		3.2 ns
t <sub>RD8</sub>	FO = 8 Routing Delay		2.6		2.9		3.2		3.8		5.3 ns
<b>Logic Module Sequential Timing<sup>3,4</sup></b>											
t <sub>SUD</sub>	Flip-Flop (Latch) Data Input Set-Up		0.3		0.4		0.4		0.5		0.7 ns
t <sub>HD</sub>	Flip-Flop (Latch) Data Input Hold	0.0		0.0		0.0		0.0		0.0	ns
t <sub>SUENA</sub>	Flip-Flop (Latch) Enable Set-Up	0.7		0.8		0.9		1.0		1.4	ns
t <sub>HENA</sub>	Flip-Flop (Latch) Enable Hold	0.0		0.0		0.0		0.0		0.0	ns
t <sub>WCLKA</sub>	Flip-Flop (Latch) Clock Active Pulse Width	3.4		3.8		4.3		5.0		7.1	ns
t <sub>WASYN</sub>	Flip-Flop (Latch) Asynchronous Pulse Width	4.5		5.0		5.6		6.6		9.2	ns
t <sub>A</sub>	Flip-Flop Clock Input Period	6.8		7.6		8.6		10.1		14.1	ns
t <sub>INH</sub>	Input Buffer Latch Hold	0.0		0.0		0.0		0.0		0.0	ns
t <sub>INSU</sub>	Input Buffer Latch Set-Up	0.5		0.5		0.6		0.7		1.0	ns
t <sub>OUTH</sub>	Output Buffer Latch Hold	0.0		0.0		0.0		0.0		0.0	ns
t <sub>OUTSU</sub>	Output Buffer Latch Set-Up	0.5		0.5		0.6		0.7		1.0	ns
f <sub>MAX</sub>	Flip-Flop (Latch) Clock Frequency	215		195		179		156		94	MHz
<b>Input Module Propagation Delays</b>											
t <sub>INYH</sub>	Pad-to-Y HIGH		1.1		1.2		1.3		1.6		2.2 ns
t <sub>INYL</sub>	Pad-to-Y LOW		0.8		0.9		1.0		1.2		1.7 ns
t <sub>INGH</sub>	G to Y HIGH		1.4		1.6		1.8		2.1		2.9 ns
t <sub>INGL</sub>	G to Y LOW		1.4		1.6		1.8		2.1		2.9 ns
<b>Input Module Predicted Routing Delays<sup>2</sup></b>											
t <sub>IRD1</sub>	FO = 1 Routing Delay		1.8		2.0		2.3		2.7		4.0 ns
t <sub>IRD2</sub>	FO = 2 Routing Delay		2.1		2.3		2.6		3.1		4.3 ns
t <sub>IRD3</sub>	FO = 3 Routing Delay		2.3		2.6		3.0		3.5		4.9 ns
t <sub>IRD4</sub>	FO = 4 Routing Delay		2.6		3.0		3.3		3.9		5.4 ns
t <sub>IRD8</sub>	FO = 8 Routing Delay		3.6		4.0		4.6		5.4		7.5 ns
<b>Global Clock Network</b>											
t <sub>CKH</sub>	Input LOW to HIGH	FO = 32	2.6		2.9		3.3		3.9		5.4 ns
		FO = 384	2.9		3.2		3.6		4.3		6.0 ns
t <sub>CKL</sub>	Input HIGH to LOW	FO = 32	3.8		4.2		4.8		5.6		7.8 ns
		FO = 384	4.5		5.0		5.6		6.6		9.2 ns
t <sub>PWH</sub>	Minimum Pulse Width HIGH	FO = 32	3.2		3.5		4.0		4.7		6.6 ns
		FO = 384	3.7		4.1		4.6		5.4		7.6 ns

**Table 42 • A42MX24 Timing Characteristics (Nominal 5.0 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 4.75 V, T<sub>J</sub> = 70°C)**

Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
<b>CMOS Output Module Timing<sup>5</sup></b>											
t <sub>DH</sub>	Data-to-Pad HIGH		3.1		3.5		3.9		4.6		6.4 ns
t <sub>DHL</sub>	Data-to-Pad LOW		2.4		2.6		3.0		3.5		4.9 ns
t <sub>ENZH</sub>	Enable Pad Z to HIGH		2.5		2.8		3.2		3.8		5.3 ns
t <sub>ENZL</sub>	Enable Pad Z to LOW		2.8		3.1		3.5		4.2		5.8 ns
t <sub>ENHZ</sub>	Enable Pad HIGH to Z		5.2		5.7		6.5		7.6		10.7 ns
t <sub>ENLZ</sub>	Enable Pad LOW to Z		4.8		5.3		6.0		7.1		9.9 ns
t <sub>GLH</sub>	G-to-Pad HIGH		4.9		5.4		6.2		7.2		10.1 ns
t <sub>GHL</sub>	G-to-Pad LOW		4.9		5.4		6.2		7.2		10.1 ns
t <sub>LSU</sub>	I/O Latch Set-Up	0.5		0.5		0.6		0.7		1.0	ns
t <sub>LH</sub>	I/O Latch Hold	0.0		0.0		0.0		0.0		0.0	ns
t <sub>LCO</sub>	I/O Latch Clock-to-Out (Pad-to-Pad) 32 I/O		5.5		6.1		6.9		8.1		11.3 ns
t <sub>ACO</sub>	Array Latch Clock-to-Out (Pad-to-Pad) 32 I/O		10.6		11.8		13.4		15.7		22.0 ns
d <sub>TLH</sub>	Capacitive Loading, LOW to HIGH	0.04		0.04		0.04		0.05		0.07	ns/pF
d <sub>THL</sub>	Capacitive Loading, HIGH to LOW	0.03		0.03		0.03		0.04		0.06	ns/pF

- For dual-module macros, use t<sub>PD1</sub> + t<sub>RD1</sub> + t<sub>PDn</sub>, t<sub>CO</sub> + t<sub>RD1</sub> + t<sub>PDn</sub>, or t<sub>PD1</sub> + t<sub>RD1</sub> + t<sub>SUD</sub>, whichever is appropriate.
- Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.
- Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the Timer utility.
- Set-up and hold timing parameters for the Input Buffer Latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the G input subtracts (adds) to the internal setup (hold) time.
- Delays based on 35 pF loading

**Table 43 • A42MX24 Timing Characteristics (Nominal 3.3 V Operation) (Worst-Case Commercial Conditions, VCCA = 3.0 V, T<sub>J</sub> = 70°C)**

Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
<b>Logic Module Combinatorial Functions<sup>1</sup></b>											
t <sub>PD</sub>	Internal Array Module Delay	2.0		1.8		2.1		2.5		3.4	ns
t <sub>PDD</sub>	Internal Decode Module Delay	1.1		2.2		2.5		3.0		4.2	ns
<b>Logic Module Predicted Routing Delays<sup>2</sup></b>											
t <sub>RD1</sub>	FO = 1 Routing Delay	1.7		1.3		1.4		1.7		2.3	ns
t <sub>RD2</sub>	FO = 2 Routing Delay	2.0		1.6		1.8		2.1		3.0	ns
t <sub>RD3</sub>	FO = 3 Routing Delay	1.1		2.0		2.2		2.6		3.7	ns
t <sub>RD4</sub>	FO = 4 Routing Delay	1.5		2.3		2.6		3.1		4.3	ns
t <sub>RD5</sub>	FO = 8 Routing Delay	1.8		3.7		4.2		5.0		7.0	ns

Input, output, tristate or bidirectional buffer. Input and output levels are compatible with standard TTL and CMOS specifications. Unused I/Os pins are configured by the Designer software as shown in Table 46, page 84.

**Table 46 • Configuration of Unused I/Os**

Device	Configuration
A40MX02, A40MX04	Pulled LOW
A42MX09, A42MX16	Pulled LOW
A42MX24, A42MX36	Tristated

In all cases, it is recommended to tie all unused MX I/O pins to LOW on the board. This applies to all dual-purpose pins when configured as I/Os as well.

#### **LP, Low Power Mode**

Controls the low power mode of all 42MX devices. The device is placed in the low power mode by connecting the LP pin to logic HIGH. In low power mode, all I/Os are tristated, all input buffers are turned OFF, and the core of the device is turned OFF. To exit the low power mode, the LP pin must be set LOW. The device enters the low power mode 800 ns after the LP pin is driven to a logic HIGH. It will resume normal operation in 200  $\mu$ s after the LP pin is driven to a logic LOW.

#### **MODE, Mode**

Controls the use of multifunction pins (DCLK, PRA, PRB, SDI, TDO). The MODE pin is held HIGH to provide verification capability. The MODE pin should be terminated to GND through a 10k $\Omega$  resistor so that the MODE pin can be pulled HIGH when required.

#### **NC, No Connection**

This pin is not connected to circuitry within the device. These pins can be driven to any voltage or can be left floating with no effect on the operation of the device.

#### **PRA, I/O**

#### **PRB, I/OProbe A/B**

The Probe pin is used to output data from any user-defined design node within the device. Each diagnostic pin can be used in conjunction with the other probe pin to allow real-time diagnostic output of any signal path within the device. The Probe pin can be used as a user-defined I/O when verification has been completed. The pin's probe capabilities can be permanently disabled to protect programmed design confidentiality. The Probe pin is accessible when the MODE pin is HIGH. This pin functions as an I/O when the MODE pin is LOW.

#### **QCLKA/B/C/D, I/O Quadrant Clock**

Quadrant clock inputs for A42MX36 devices. When not used as a register control signal, these pins can function as user I/Os.

#### **SDI, I/OSerial Data Input**

Serial data input for diagnostic probe and device programming. SDI is active when the MODE pin is HIGH. This pin functions as an I/O when the MODE pin is LOW.

#### **SDO, I/OSerial Data Output**

Serial data output for diagnostic probe and device programming. SDO is active when the MODE pin is HIGH. This pin functions as an I/O when the MODE pin is LOW. SDO is available for 42MX devices only.

When Silicon Explorer II is being used, SDO will act as an output while the "checksum" command is run. It will return to user I/O when "checksum" is complete.


#### **TCK, I/O Test Clock**

**Table 47 • PL44**

<b>PL44</b>		
<b>Pin Number</b>	<b>A40MX02 Function</b>	<b>A40MX04 Function</b>
21	GND	GND
22	I/O	I/O
23	I/O	I/O
24	I/O	I/O
25	VCC	VCC
26	I/O	I/O
27	I/O	I/O
28	I/O	I/O
29	I/O	I/O
30	I/O	I/O
31	I/O	I/O
32	GND	GND
33	CLK, I/O	CLK, I/O
34	MODE	MODE
35	VCC	VCC
36	SDI, I/O	SDI, I/O
37	DCLK, I/O	DCLK, I/O
38	PRA, I/O	PRA, I/O
39	PRB, I/O	PRB, I/O
40	I/O	I/O
41	I/O	I/O
42	I/O	I/O
43	GND	GND
44	I/O	I/O

**Table 48 • PL68**

<b>PL68</b>		
<b>Pin Number</b>	<b>A40MX02 Function</b>	<b>A40MX04 Function</b>
61	I/O	I/O
62	I/O	I/O
63	I/O	I/O
64	I/O	I/O
65	I/O	I/O
66	GND	GND
67	I/O	I/O
68	I/O	I/O

**Figure 40 • PL84****Table 49 • PL84**

<b>PL84</b>				
<b>Pin Number</b>	<b>A40MX04 Function</b>	<b>A42MX09 Function</b>	<b>A42MX16 Function</b>	<b>A42MX24 Function</b>
1	I/O	I/O	I/O	I/O
2	I/O	CLKB, I/O	CLKB, I/O	CLKB, I/O
3	I/O	I/O	I/O	I/O
4	VCC	PRB, I/O	PRB, I/O	PRB, I/O
5	I/O	I/O	I/O	WD, I/O
6	I/O	GND	GND	GND
7	I/O	I/O	I/O	I/O
8	I/O	I/O	I/O	WD, I/O
9	I/O	I/O	I/O	WD, I/O

**Table 50 • PQ 100**

<b>PQ100</b>	<b>Pin Number</b>	<b>A40MX02 Function</b>	<b>A40MX04 Function</b>	<b>A42MX09 Function</b>	<b>A42MX16 Function</b>
56	VCC	VCC	I/O	I/O	
57	I/O	I/O	GND	GND	
58	I/O	I/O	I/O	I/O	
59	I/O	I/O	I/O	I/O	
60	I/O	I/O	I/O	I/O	
61	I/O	I/O	I/O	I/O	
62	I/O	I/O	I/O	I/O	
63	GND	GND	I/O	I/O	
64	I/O	I/O	LP	LP	
65	I/O	I/O	VCCA	VCCA	
66	I/O	I/O	VCCI	VCCI	
67	I/O	I/O	VCCA	VCCA	
68	I/O	I/O	I/O	I/O	
69	VCC	VCC	I/O	I/O	
70	I/O	I/O	I/O	I/O	
71	I/O	I/O	I/O	I/O	
72	I/O	I/O	GND	GND	
73	I/O	I/O	I/O	I/O	
74	I/O	I/O	I/O	I/O	
75	I/O	I/O	I/O	I/O	
76	I/O	I/O	I/O	I/O	
77	NC	NC	I/O	I/O	
78	NC	NC	I/O	I/O	
79	NC	NC	SDI, I/O	SDI, I/O	
80	NC	I/O	I/O	I/O	
81	NC	I/O	I/O	I/O	
82	NC	I/O	I/O	I/O	
83	I/O	I/O	I/O	I/O	
84	I/O	I/O	GND	GND	
85	I/O	I/O	I/O	I/O	
86	GND	GND	I/O	I/O	
87	GND	GND	PRA, I/O	PRA, I/O	
88	I/O	I/O	I/O	I/O	
89	I/O	I/O	CLKA, I/O	CLKA, I/O	
90	CLK, I/O	CLK, I/O	VCCA	VCCA	
91	I/O	I/O	I/O	I/O	
92	MODE	MODE	CLKB, I/O	CLKB, I/O	

**Table 52 • PQ160**

<b>PQ160</b>	<b>Pin Number</b>	<b>A42MX09 Function</b>	<b>A42MX16 Function</b>	<b>A42MX24 Function</b>
	132	I/O	I/O	I/O
	133	I/O	I/O	I/O
	134	I/O	I/O	I/O
	135	NC	VCCA	VCCA
	136	I/O	I/O	I/O
	137	I/O	I/O	I/O
	138	NC	VCCA	VCCA
	139	VCCI	VCCI	VCCI
	140	GND	GND	GND
	141	NC	I/O	I/O
	142	I/O	I/O	I/O
	143	I/O	I/O	I/O
	144	I/O	I/O	I/O
	145	GND	GND	GND
	146	NC	I/O	I/O
	147	I/O	I/O	I/O
	148	I/O	I/O	I/O
	149	I/O	I/O	I/O
	150	NC	VCCA	VCCA
	151	NC	I/O	I/O
	152	NC	I/O	I/O
	153	NC	I/O	I/O
	154	NC	I/O	I/O
	155	GND	GND	GND
	156	I/O	I/O	I/O
	157	I/O	I/O	I/O
	158	I/O	I/O	I/O
	159	MODE	MODE	MODE
	160	GND	GND	GND

**Table 54 • PQ240**

<b>PQ240</b>	
<b>Pin Number</b>	<b>A42MX36 Function</b>
52	VCCI
53	I/O
54	WD, I/O
55	WD, I/O
56	I/O
57	SDI, I/O
58	I/O
59	VCCA
60	GND
61	GND
62	I/O
63	I/O
64	I/O
65	I/O
66	I/O
67	I/O
68	I/O
69	I/O
70	I/O
71	VCCI
72	I/O
73	I/O
74	I/O
75	I/O
76	I/O
77	I/O
78	I/O
79	I/O
80	I/O
81	I/O
82	I/O
83	I/O
84	I/O
85	VCCA
86	I/O
87	I/O
88	VCCA

**Table 55 • VQ80**

<b>VQ80</b>		
<b>Pin Number</b>	<b>A40MX02 Function</b>	<b>A40MX04 Function</b>
13	VCC	VCC
14	I/O	I/O
15	I/O	I/O
16	I/O	I/O
17	NC	I/O
18	NC	I/O
19	NC	I/O
20	VCC	VCC
21	I/O	I/O
22	I/O	I/O
23	I/O	I/O
24	I/O	I/O
25	I/O	I/O
26	I/O	I/O
27	GND	GND
28	I/O	I/O
29	I/O	I/O
30	I/O	I/O
31	I/O	I/O
32	I/O	I/O
33	VCC	VCC
34	I/O	I/O
35	I/O	I/O
36	I/O	I/O
37	I/O	I/O
38	I/O	I/O
39	I/O	I/O
40	I/O	I/O
41	NC	I/O
42	NC	I/O
43	NC	I/O
44	I/O	I/O
45	I/O	I/O
46	I/O	I/O
47	GND	GND
48	I/O	I/O

**Table 58 • CQ208**

<b>CQ208</b>	
<b>Pin Number</b>	<b>A42MX36 Function</b>
185	I/O
186	CLKB, I/O
187	I/O
188	PRB, I/O
189	I/O
190	WD, I/O
191	WD, I/O
192	I/O
193	I/O
194	WD, I/O
195	WD, I/O
196	QCLKC, I/O
197	I/O
198	I/O
199	I/O
200	I/O
201	I/O
202	VCCI
203	WD, I/O
204	WD, I/O
205	I/O
206	I/O
207	DCLK, I/O
208	I/O

**Table 61 • PG132**

<b>PG132</b>	
<b>Pin Number</b>	<b>A42MX09 Function</b>
N10	I/O
M10	I/O
N11	I/O
L10	I/O
M11	I/O
N12	SDO
M12	I/O
L11	I/O
N13	I/O
M13	I/O
K11	I/O
L12	I/O
L13	I/O
K13	I/O
H10	I/O
J12	I/O
J13	I/O
H11	I/O
H12	I/O
H13	VKS
G13	VPP

**Table 61 • PG132**

<b>PG132</b>	
<b>Pin Number</b>	<b>A42MX09 Function</b>
B3	I/O
A2	I/O
C3	DCLK
B5	GNDA
E12	GNDA
J2	GNDA
M9	GNDA
B9	GNDI
C5	GNDI
E11	GNDI
F4	GNDI
J3	GNDI
J11	GNDI
L5	GNDI
L9	GNDI
C9	GNDQ
E3	GNDQ
K12	GNDQ
D7	VCCA
G3	VCCA
G10	VCCA
L7	VCCA
C7	VCCI
G2	VCCI
G11	VCCI
K7	VCCI

**Table 62 • CQ172**

21	I/O
22	GND
23	VCCI
24	VSV
25	I/O
26	I/O
27	VCC
28	I/O
29	I/O
30	I/O
31	I/O
32	GND
33	I/O
34	I/O
35	I/O
36	I/O
37	GND
38	I/O
39	I/O
40	I/O
41	I/O
42	I/O
43	I/O
44	BININ
45	BINOUT
46	I/O
47	I/O
48	I/O
49	I/O
50	VCCI
51	I/O
52	I/O
53	I/O
54	I/O
55	GND
56	I/O
57	I/O
58	I/O
59	I/O

**Table 62 • CQ172**

99	I/O
100	I/O
101	I/O
102	I/O
103	GND
104	I/O
105	I/O
106	VKS
107	VPP
108	GND
109	VCCI
110	VSV
111	I/O
112	I/O
113	VCC
114	I/O
115	I/O
116	I/O
117	I/O
118	GND
119	I/O
120	I/O
121	I/O
122	I/O
123	GNDI
124	I/O
125	I/O
126	I/O
127	I/O
128	I/O
129	I/O
130	I/O
131	SDI
132	I/O
133	I/O
134	I/O
135	I/O
136	VCCI
137	I/O