



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### Understanding Embedded - FPGAs (Field Programmable Gate Array)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.



#### Details

|                                |                                                                                                                                                                 |
|--------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status                 | Active                                                                                                                                                          |
| Number of LABs/CLBs            | -                                                                                                                                                               |
| Number of Logic Elements/Cells | -                                                                                                                                                               |
| Total RAM Bits                 | -                                                                                                                                                               |
| Number of I/O                  | 57                                                                                                                                                              |
| Number of Gates                | 3000                                                                                                                                                            |
| Voltage - Supply               | 3V ~ 3.6V, 4.75V ~ 5.25V                                                                                                                                        |
| Mounting Type                  | Surface Mount                                                                                                                                                   |
| Operating Temperature          | 0°C ~ 70°C (TA)                                                                                                                                                 |
| Package / Case                 | 68-LCC (J-Lead)                                                                                                                                                 |
| Supplier Device Package        | 68-PLCC (24.23x24.23)                                                                                                                                           |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/microchip-technology/a40mx02-3plg68">https://www.e-xfl.com/product-detail/microchip-technology/a40mx02-3plg68</a> |

Figure 51 BG272 ..... 145

Figure 52 PG132 ..... 153

Figure 53 CQ172 ..... 158

**Figure 8 • Clock Networks of 42MX Devices****Figure 9 • Quadrant Clock Network of A42MX36 Devices**

**Note:** \*QCLK1IN, QCLK2IN, QCLK3IN, and QCLK4IN are internally-generated signals.

### 3.2.5 MultiPlex I/O Modules

42MX devices feature Multiplex I/Os and support 5.0 V, 3.3 V, and mixed 3.3 V/5.0 V operations.

The MultiPlex I/O modules provide the interface between the device pins and the logic array. Figure 10, page 12 is a block diagram of the 42MX I/O module. A variety of user functions, determined by a library macro selection, can be implemented in the module. (See the *Antifuse Macro Library Guide* for more information.) All 42MX I/O modules contain tristate buffers, with input and output latches that can be configured for input, output, or bidirectional operation.

All 42MX devices contain flexible I/O structures, where each output pin has a dedicated output-enable control (Figure 10, page 12). The I/O module can be used to latch input or output data, or both, providing fast set-up time. In addition, the Designer software tools can build a D-type flip-flop using a C-module combined with an I/O module to register input and output signals. See the *Antifuse Macro Library Guide* for more details.

A42MX24 and A42MX36 devices also offer selectable PCI output drives, enabling 100% compliance with version 2.1 of the PCI specification. For low-power systems, all inputs and outputs are turned off to reduce current consumption to below 500  $\mu$ A.

To achieve 5.0 V or 3.3 V PCI-compliant output drives on A42MX24 and A42MX36 devices, a chip-wide PCI fuse is programmed via the Device Selection Wizard in the Designer software (Figure 11, page 12). When the PCI fuse is not programmed, the output drive is standard.

Silicon Sculptor programs devices independently to achieve the fastest programming times possible. After being programmed, each fuse is verified to insure that it has been programmed correctly. Furthermore, at the end of programming, there are integrity tests that are run to ensure no extra fuses have been programmed. Not only does it test fuses (both programmed and non-programmed), Silicon Sculptor also allows self-test to verify its own hardware extensively.

The procedure for programming an MX device using Silicon Sculptor is as follows:

1. Load the \*.AFM file
2. Select the device to be programmed
3. Begin programming

When the design is ready to go to production, Microsemi offers device volume-programming services either through distribution partners or via In-House Programming from the factory.

For more details on programming MX devices, see the *AC225: Programming Antifuse Devices* application note and the *Silicon Sculptor 3 Programmers User Guide*.

### 3.3.4 Power Supply

MX devices are designed to operate in both 5.0V and 3.3V environments. In particular, 42MX devices can operate in mixed 5.0 V/3.3 V systems. The following table describes the voltage support of MX devices.

**Table 6 • Voltage Support of MX Devices**

| Device | VCC   | VCCA  | VCCI  | Maximum Input Tolerance | Nominal Output Voltage |
|--------|-------|-------|-------|-------------------------|------------------------|
| 40MX   | 5.0 V | –     | –     | 5.5 V                   | 5.0 V                  |
|        | 3.3 V | –     | –     | 3.6 V                   | 3.3 V                  |
| 42MX   | –     | 5.0 V | 5.0 V | 5.5 V                   | 5.0 V                  |
|        | –     | 3.3 V | 3.3 V | 3.6 V                   | 3.3 V                  |
|        | –     | 5.0 V | 3.3 V | 5.5 V                   | 3.3 V                  |

For A42MX24 and A42MX36 devices the VCCA supply has to be monotonic during power up in order for the POR to issue reset to the JTAG state machine correctly. For more information, see the *AC291: 42MX Family Devices Power-Up Behavior*.

### 3.3.5 Power-Up/Down in Mixed-Voltage Mode

When powering up 42MX in mixed voltage mode (VCCA = 5.0 V and VCCI = 3.3 V), VCCA must be greater than or equal to VCCI throughout the power-up sequence. If VCCI exceeds VCCA during power-up, one of two things will happen:

- The input protection diode on the I/Os will be forward biased
- The I/Os will be at logical High

In either case, ICC rises to high levels. For power-down, any sequence with VCCA and VCCI can be implemented.

### 3.3.6 Transient Current

Due to the simultaneous random logic switching activity during power-up, a transient current may appear on the core supply (VCC). Customers must use a regulator for the VCC supply that can source a minimum of 100 mA for transient current during power-up. Failure to provide enough power can prevent the system from powering up properly and result in functional failure. However, there are no reliability concerns, since transient current is distributed across the die instead of confined to a localized spot.

Since the transient current is not due to I/O switching, its value and duration are independent of the VCCI.

### 3.8.1 3.3 V LVTTTL Electrical Specifications

**Table 19 • 3.3V LVTTTL Electrical Specifications**

| Symbol                                                   | Parameter                                                                                                                                                                 | Commercial |            | Commercial -F |            | Industrial |            | Military |            | Units |
|----------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------|------------|---------------|------------|------------|------------|----------|------------|-------|
|                                                          |                                                                                                                                                                           | Min.       | Max.       | Min.          | Max.       | Min.       | Max.       | Min.     | Max.       |       |
| VOH <sup>1</sup>                                         | IOH = -4 mA                                                                                                                                                               | 2.15       |            | 2.15          |            | 2.4        |            | 2.4      |            | V     |
| VOL <sup>1</sup>                                         | IOL = 6 mA                                                                                                                                                                |            | 0.4        |               | 0.4        |            | 0.48       |          | 0.48       | V     |
| VIL                                                      |                                                                                                                                                                           | -0.3       | 0.8        | -0.3          | 0.8        | -0.3       | 0.8        | -0.3     | 0.8        | V     |
| VIH (40MX)                                               |                                                                                                                                                                           | 2.0        | VCC + 0.3  | 2.0           | VCC + 0.3  | 2.0        | VCC + 0.3  | 2.0      | VCC + 0.3  | V     |
| VIH (42MX)                                               |                                                                                                                                                                           | 2.0        | VCCI + 0.3 | 2.0           | VCCI + 0.3 | 2.0        | VCCI + 0.3 | 2.0      | VCCI + 0.3 | V     |
| IIL                                                      |                                                                                                                                                                           |            | -10        |               | -10        |            | -10        |          | -10        | μA    |
| IIH                                                      |                                                                                                                                                                           |            | -10        |               | -10        |            | -10        |          | -10        | μA    |
| Input Transition Time, T <sub>R</sub> and T <sub>F</sub> |                                                                                                                                                                           |            | 500        |               | 500        |            | 500        |          | 500        | ns    |
| C <sub>IO</sub> I/O Capacitance                          |                                                                                                                                                                           |            | 10         |               | 10         |            | 10         |          | 10         | pF    |
| Standby Current, ICC <sup>2</sup>                        | A40MX02, A40MX04                                                                                                                                                          |            | 3          |               | 25         |            | 10         |          | 25         | mA    |
|                                                          | A42MX09                                                                                                                                                                   |            | 5          |               | 25         |            | 25         |          | 25         | mA    |
|                                                          | A42MX16                                                                                                                                                                   |            | 6          |               | 25         |            | 25         |          | 25         | mA    |
|                                                          | A42MX24, A42MX36                                                                                                                                                          |            | 15         |               | 25         |            | 25         |          | 25         | mA    |
| Low-Power Mode Standby Current                           | 42MX devices only                                                                                                                                                         |            | 0.5        |               | ICC - 5.0  |            | ICC - 5.0  |          | ICC - 5.0  | mA    |
| I/O, I/O source sink current                             | Can be derived from the <i>IBIS model</i> ( <a href="http://www.microsemi.com/soc/techdocs/models/ibis.html">http://www.microsemi.com/soc/techdocs/models/ibis.html</a> ) |            |            |               |            |            |            |          |            |       |

1. Only one output tested at a time. VCC/VCCI = min.
2. All outputs unloaded. All inputs = VCC/VCCI or GND.

## 3.9 Mixed 5.0 V / 3.3 V Operating Conditions (for 42MX Devices Only)

**Table 20 • Absolute Maximum Ratings\***

| Symbol           | Parameter                   | Limits             | Units |
|------------------|-----------------------------|--------------------|-------|
| VCCI             | DC Supply Voltage for I/Os  | -0.5 to +7.0       | V     |
| VCCA             | DC Supply Voltage for Array | -0.5 to +7.0       | V     |
| VI               | Input Voltage               | -0.5 to VCCA + 0.5 | V     |
| VO               | Output Voltage              | -0.5 to VCCI + 0.5 | V     |
| t <sub>STG</sub> | Storage Temperature         | -65 to +150        | °C    |

**Note:** \*Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. Exposure to absolute maximum rated conditions for extended periods may affect device

approximately a 3 ns to a 6 ns delay, which is represented statistically in higher fanout (FO=8) routing delays in the data sheet specifications section, shown in Table 34, page 41.

### 3.11.3 Timing Derating

MX devices are manufactured with a CMOS process. Therefore, device performance varies according to temperature, voltage, and process changes. Minimum timing parameters reflect maximum operating voltage, minimum operating temperature and best-case processing. Maximum timing parameters reflect minimum operating voltage, maximum operating temperature and worst-case processing.


### 3.11.4 Temperature and Voltage Derating Factors

The following tables and figures show temperature and voltage derating factors for 40MX and 42MX FPGAs.

**Table 28 • 42MX Temperature and Voltage Derating Factors (Normalized to  $T_J = 25^\circ\text{C}$ ,  $V_{CCA} = 5.0\text{ V}$ )**

| 42MX Voltage | Temperature         |                     |                   |                    |                    |                    |                     |
|--------------|---------------------|---------------------|-------------------|--------------------|--------------------|--------------------|---------------------|
|              | $-55^\circ\text{C}$ | $-40^\circ\text{C}$ | $0^\circ\text{C}$ | $25^\circ\text{C}$ | $70^\circ\text{C}$ | $85^\circ\text{C}$ | $125^\circ\text{C}$ |
| 4.50         | 0.93                | 0.95                | 1.05              | 1.09               | 1.25               | 1.29               | 1.41                |
| 4.75         | 0.88                | 0.90                | 1.00              | 1.03               | 1.18               | 1.22               | 1.34                |
| 5.00         | 0.85                | 0.87                | 0.96              | 1.00               | 1.15               | 1.18               | 1.29                |
| 5.25         | 0.84                | 0.86                | 0.95              | 0.97               | 1.12               | 1.14               | 1.28                |
| 5.50         | 0.83                | 0.85                | 0.94              | 0.96               | 1.10               | 1.13               | 1.26                |

**Figure 34 • 42MX Junction Temperature and Voltage Derating Curves (Normalized to  $T_J = 25^\circ\text{C}$ ,  $V_{CCA} = 5.0\text{ V}$ )**



**Note:** This derating factor applies to all routing and propagation delays

**Table 29 • 40MX Temperature and Voltage Derating Factors (Normalized to  $T_J = 25^\circ\text{C}$ ,  $V_{CC} = 5.0\text{ V}$ )**

| 40MX Voltage | Temperature         |                     |                   |                    |                    |                    |                     |
|--------------|---------------------|---------------------|-------------------|--------------------|--------------------|--------------------|---------------------|
|              | $-55^\circ\text{C}$ | $-40^\circ\text{C}$ | $0^\circ\text{C}$ | $25^\circ\text{C}$ | $70^\circ\text{C}$ | $85^\circ\text{C}$ | $125^\circ\text{C}$ |
| 4.50         | 0.89                | 0.93                | 1.02              | 1.09               | 1.25               | 1.31               | 1.45                |
| 4.75         | 0.84                | 0.88                | 0.97              | 1.03               | 1.18               | 1.24               | 1.37                |
| 5.00         | 0.82                | 0.85                | 0.94              | 1.00               | 1.15               | 1.20               | 1.33                |
| 5.25         | 0.80                | 0.82                | 0.91              | 0.97               | 1.12               | 1.16               | 1.29                |
| 5.50         | 0.79                | 0.82                | 0.90              | 0.96               | 1.10               | 1.15               | 1.28                |

**Table 37 • A40MX04 Timing Characteristics (Nominal 3.3 V Operation) (continued)(Worst-Case Commercial Conditions, VCC = 3.0 V, T<sub>J</sub> = 70°C)**

| Parameter / Description                |                                                    | –3 Speed |      | –2 Speed |      | –1 Speed |      | Std Speed |      | –F Speed |      | Units |
|----------------------------------------|----------------------------------------------------|----------|------|----------|------|----------|------|-----------|------|----------|------|-------|
|                                        |                                                    | Min.     | Max. | Min.     | Max. | Min.     | Max. | Min.      | Max. | Min.     | Max. |       |
| t <sub>WCLKA</sub>                     | Flip-Flop (Latch)<br>Clock Active Pulse Width      | 4.6      |      | 5.3      |      | 5.6      |      | 7.0       |      | 9.8      |      | ns    |
| t <sub>WASYN</sub>                     | Flip-Flop (Latch)<br>Asynchronous Pulse Width      | 4.6      |      | 5.3      |      | 5.6      |      | 7.0       |      | 9.8      |      | ns    |
| t <sub>A</sub>                         | Flip-Flop Clock Input Period                       | 6.8      |      | 7.8      |      | 8.9      |      | 10.4      |      | 14.6     |      | ns    |
| f <sub>MAX</sub>                       | Flip-Flop (Latch) Clock<br>Frequency<br>(FO = 128) |          | 109  |          | 101  |          | 92   |           | 80   |          | 48   | MHz   |
| <b>Input Module Propagation Delays</b> |                                                    |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>INYH</sub>                      | Pad-to-Y HIGH                                      |          | 1.0  |          | 1.1  |          | 1.3  |           | 1.5  |          | 2.1  | ns    |
| t <sub>INYL</sub>                      | Pad-to-Y LOW                                       |          | 0.9  |          | 1.0  |          | 1.1  |           | 1.3  |          | 1.9  | ns    |

**Table 39 • A42MX09 Timing Characteristics (Nominal 3.3 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 3.0 V, T<sub>J</sub> = 70°C)**

| Parameter / Description                            |                             |          | –3 Speed |      | –2 Speed |      | –1 Speed |      | Std Speed |      | –F Speed |      | Units |
|----------------------------------------------------|-----------------------------|----------|----------|------|----------|------|----------|------|-----------|------|----------|------|-------|
|                                                    |                             |          | Min.     | Max. | Min.     | Max. | Min.     | Max. | Min.      | Max. | Min.     | Max. |       |
| Input Module Propagation Delays                    |                             |          |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>INYH</sub>                                  | Pad-to-Y HIGH               |          | 1.5      |      | 1.6      |      | 1.8      |      | 2.17      |      | 3.0      |      | ns    |
| t <sub>INYL</sub>                                  | Pad-to-Y LOW                |          | 1.2      |      | 1.3      |      | 1.4      |      | 1.7       |      | 2.4      |      | ns    |
| t <sub>INGH</sub>                                  | G to Y HIGH                 |          | 1.8      |      | 2.0      |      | 2.3      |      | 2.7       |      | 3.7      |      | ns    |
| t <sub>INGL</sub>                                  | G to Y LOW                  |          | 1.8      |      | 2.0      |      | 2.3      |      | 2.7       |      | 3.7      |      | ns    |
| Input Module Predicted Routing Delays <sup>2</sup> |                             |          |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>IRD1</sub>                                  | FO = 1 Routing Delay        |          | 2.8      |      | 3.2      |      | 3.6      |      | 4.2       |      | 5.9      |      | ns    |
| t <sub>IRD2</sub>                                  | FO = 2 Routing Delay        |          | 3.2      |      | 3.5      |      | 4.0      |      | 4.7       |      | 6.6      |      | ns    |
| t <sub>IRD3</sub>                                  | FO = 3 Routing Delay        |          | 3.5      |      | 3.9      |      | 4.4      |      | 5.2       |      | 7.3      |      | ns    |
| t <sub>IRD4</sub>                                  | FO = 4 Routing Delay        |          | 3.9      |      | 4.3      |      | 4.9      |      | 5.7       |      | 8.0      |      | ns    |
| t <sub>IRD8</sub>                                  | FO = 8 Routing Delay        |          | 5.2      |      | 5.8      |      | 6.6      |      | 7.7       |      | 10.8     |      | ns    |
| Global Clock Network                               |                             |          |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>CKH</sub>                                   | Input LOW to HIGH           | FO = 32  | 4.1      |      | 4.5      |      | 5.1      |      | 6.0       |      | 8.4      |      | ns    |
|                                                    |                             | FO = 256 | 4.5      |      | 5.0      |      | 5.6      |      | 6.7       |      | 9.3      |      | ns    |
| t <sub>CKL</sub>                                   | Input HIGH to LOW           | FO = 32  | 5.0      |      | 5.5      |      | 6.2      |      | 7.3       |      | 10.2     |      | ns    |
|                                                    |                             | FO = 256 | 5.4      |      | 6.0      |      | 6.8      |      | 8.0       |      | 11.2     |      | ns    |
| t <sub>PWH</sub>                                   | Minimum Pulse Width HIGH    | FO = 32  | 1.7      |      | 1.9      |      | 2.1      |      | 2.5       |      | 3.5      |      | ns    |
|                                                    |                             | FO = 256 | 1.9      |      | 2.1      |      | 2.3      |      | 2.7       |      | 3.8      |      | ns    |
| t <sub>PWL</sub>                                   | Minimum Pulse Width LOW     | FO = 32  | 1.7      |      | 1.9      |      | 2.1      |      | 2.5       |      | 3.5      |      | ns    |
|                                                    |                             | FO = 256 | 1.9      |      | 2.1      |      | 2.3      |      | 2.7       |      | 3.8      |      | ns    |
| t <sub>CKSW</sub>                                  | Maximum Skew                | FO = 32  | 0.4      |      | 0.5      |      | 0.5      |      | 0.6       |      | 0.9      |      | ns    |
|                                                    |                             | FO = 256 | 0.4      |      | 0.5      |      | 0.5      |      | 0.6       |      | 0.9      |      | ns    |
| t <sub>SUEXT</sub>                                 | Input Latch External Set-Up | FO = 32  | 0.0      |      | 0.0      |      | 0.0      |      | 0.0       |      | 0.0      |      | ns    |
|                                                    |                             | FO = 256 | 0.0      |      | 0.0      |      | 0.0      |      | 0.0       |      | 0.0      |      | ns    |
| t <sub>HEXT</sub>                                  | Input Latch External Hold   | FO = 32  | 3.3      |      | 3.7      |      | 4.2      |      | 4.9       |      | 6.9      |      | ns    |
|                                                    |                             | FO = 256 | 3.7      |      | 4.1      |      | 4.6      |      | 5.5       |      | 7.6      |      | ns    |
| t <sub>P</sub>                                     | Minimum Period              | FO = 32  | 5.6      |      | 6.2      |      | 6.7      |      | 7.8       |      | 12.9     |      | ns    |
|                                                    |                             | FO = 256 | 6.1      |      | 6.8      |      | 7.4      |      | 8.5       |      | 14.2     |      | ns    |
| f <sub>MAX</sub>                                   | Maximum Frequency           | FO = 32  | 177      |      | 161      |      | 148      |      | 129       |      | 77       |      | MHz   |
|                                                    |                             | FO = 256 | 161      |      | 146      |      | 135      |      | 117       |      | 70       |      | MHz   |

**Table 40 • A42MX16 Timing Characteristics (Nominal 5.0 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 4.75 V, T<sub>J</sub> = 70°C)**

| Parameter / Description                                  |                                            | –3 Speed |      | –2 Speed |      | –1 Speed |      | Std Speed |      | –F Speed |      | Units |
|----------------------------------------------------------|--------------------------------------------|----------|------|----------|------|----------|------|-----------|------|----------|------|-------|
|                                                          |                                            | Min.     | Max. | Min.     | Max. | Min.     | Max. | Min.      | Max. | Min.     | Max. |       |
| t <sub>RD3</sub>                                         | FO = 3 Routing Delay                       |          | 1.3  |          | 1.4  |          | 1.6  |           | 1.9  |          | 2.7  | ns    |
| t <sub>RD4</sub>                                         | FO = 4 Routing Delay                       |          | 1.6  |          | 1.7  |          | 2.0  |           | 2.3  |          | 3.2  | ns    |
| t <sub>RD8</sub>                                         | FO = 8 Routing Delay                       |          | 2.6  |          | 2.9  |          | 3.2  |           | 3.8  |          | 5.3  | ns    |
| <b>Logic Module Sequential Timing<sup>3,4</sup></b>      |                                            |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>SUD</sub>                                         | Flip-Flop (Latch) Data Input Set-Up        |          | 0.3  |          | 0.4  |          | 0.4  |           | 0.5  |          | 0.7  | ns    |
| t <sub>HD</sub>                                          | Flip-Flop (Latch) Data Input Hold          |          | 0.0  |          | 0.0  |          | 0.0  |           | 0.0  |          | 0.0  | ns    |
| t <sub>SUENA</sub>                                       | Flip-Flop (Latch) Enable Set-Up            |          | 0.7  |          | 0.8  |          | 0.9  |           | 1.0  |          | 1.4  | ns    |
| t <sub>HENA</sub>                                        | Flip-Flop (Latch) Enable Hold              |          | 0.0  |          | 0.0  |          | 0.0  |           | 0.0  |          | 0.0  | ns    |
| t <sub>WCLKA</sub>                                       | Flip-Flop (Latch) Clock Active Pulse Width |          | 3.4  |          | 3.8  |          | 4.3  |           | 5.0  |          | 7.1  | ns    |
| t <sub>WASYN</sub>                                       | Flip-Flop (Latch) Asynchronous Pulse Width |          | 4.5  |          | 5.0  |          | 5.6  |           | 6.6  |          | 9.2  | ns    |
| t <sub>A</sub>                                           | Flip-Flop Clock Input Period               |          | 6.8  |          | 7.6  |          | 8.6  |           | 10.1 |          | 14.1 | ns    |
| t <sub>INH</sub>                                         | Input Buffer Latch Hold                    |          | 0.0  |          | 0.0  |          | 0.0  |           | 0.0  |          | 0.0  | ns    |
| t <sub>INSU</sub>                                        | Input Buffer Latch Set-Up                  |          | 0.5  |          | 0.5  |          | 0.6  |           | 0.7  |          | 1.0  | ns    |
| t <sub>OUTH</sub>                                        | Output Buffer Latch Hold                   |          | 0.0  |          | 0.0  |          | 0.0  |           | 0.0  |          | 0.0  | ns    |
| t <sub>OUTSU</sub>                                       | Output Buffer Latch Set-Up                 |          | 0.5  |          | 0.5  |          | 0.6  |           | 0.7  |          | 1.0  | ns    |
| f <sub>MAX</sub>                                         | Flip-Flop (Latch) Clock Frequency          |          | 215  |          | 195  |          | 179  |           | 156  |          | 94   | MHz   |
| <b>Input Module Propagation Delays</b>                   |                                            |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>INYH</sub>                                        | Pad-to-Y HIGH                              |          | 1.1  |          | 1.2  |          | 1.3  |           | 1.6  |          | 2.2  | ns    |
| t <sub>INYL</sub>                                        | Pad-to-Y LOW                               |          | 0.8  |          | 0.9  |          | 1.0  |           | 1.2  |          | 1.7  | ns    |
| t <sub>INGH</sub>                                        | G to Y HIGH                                |          | 1.4  |          | 1.6  |          | 1.8  |           | 2.1  |          | 2.9  | ns    |
| t <sub>INGL</sub>                                        | G to Y LOW                                 |          | 1.4  |          | 1.6  |          | 1.8  |           | 2.1  |          | 2.9  | ns    |
| <b>Input Module Predicted Routing Delays<sup>2</sup></b> |                                            |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>IRD1</sub>                                        | FO = 1 Routing Delay                       |          | 1.8  |          | 2.0  |          | 2.3  |           | 2.7  |          | 4.0  | ns    |
| t <sub>IRD2</sub>                                        | FO = 2 Routing Delay                       |          | 2.1  |          | 2.3  |          | 2.6  |           | 3.1  |          | 4.3  | ns    |
| t <sub>IRD3</sub>                                        | FO = 3 Routing Delay                       |          | 2.3  |          | 2.6  |          | 3.0  |           | 3.5  |          | 4.9  | ns    |
| t <sub>IRD4</sub>                                        | FO = 4 Routing Delay                       |          | 2.6  |          | 3.0  |          | 3.3  |           | 3.9  |          | 5.4  | ns    |
| t <sub>IRD8</sub>                                        | FO = 8 Routing Delay                       |          | 3.6  |          | 4.0  |          | 4.6  |           | 5.4  |          | 7.5  | ns    |
| <b>Global Clock Network</b>                              |                                            |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>CKH</sub>                                         | Input LOW to HIGH                          | FO = 32  | 2.6  |          | 2.9  |          | 3.3  |           | 3.9  |          | 5.4  | ns    |
|                                                          |                                            | FO = 384 | 2.9  |          | 3.2  |          | 3.6  |           | 4.3  |          | 6.0  | ns    |
| t <sub>CKL</sub>                                         | Input HIGH to LOW                          | FO = 32  | 3.8  |          | 4.2  |          | 4.8  |           | 5.6  |          | 7.8  | ns    |
|                                                          |                                            | FO = 384 | 4.5  |          | 5.0  |          | 5.6  |           | 6.6  |          | 9.2  | ns    |
| t <sub>PWH</sub>                                         | Minimum Pulse Width HIGH                   | FO = 32  | 3.2  |          | 3.5  |          | 4.0  |           | 4.7  |          | 6.6  | ns    |
|                                                          |                                            | FO = 384 | 3.7  |          | 4.1  |          | 4.6  |           | 5.4  |          | 7.6  | ns    |

**Table 42 • A42MX24 Timing Characteristics (Nominal 5.0 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 4.75 V, T<sub>J</sub> = 70°C)**

| Parameter / Description                            |                                      |          | –3 Speed |      | –2 Speed |      | –1 Speed |      | Std Speed |      | –F Speed |      | Units |
|----------------------------------------------------|--------------------------------------|----------|----------|------|----------|------|----------|------|-----------|------|----------|------|-------|
|                                                    |                                      |          | Min.     | Max. | Min.     | Max. | Min.     | Max. | Min.      | Max. | Min.     | Max. |       |
| Input Module Predicted Routing Delays <sup>2</sup> |                                      |          |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>IRD1</sub>                                  | FO = 1 Routing Delay                 |          |          | 1.8  |          | 2.0  |          | 2.3  |           | 2.7  |          | 3.8  | ns    |
| t <sub>IRD2</sub>                                  | FO = 2 Routing Delay                 |          |          | 2.1  |          | 2.3  |          | 2.6  |           | 3.1  |          | 4.3  | ns    |
| t <sub>IRD3</sub>                                  | FO = 3 Routing Delay                 |          |          | 2.3  |          | 2.5  |          | 2.9  |           | 3.4  |          | 4.8  | ns    |
| t <sub>IRD4</sub>                                  | FO = 4 Routing Delay                 |          |          | 2.5  |          | 2.8  |          | 3.2  |           | 3.7  |          | 5.2  | ns    |
| t <sub>IRD8</sub>                                  | FO = 8 Routing Delay                 |          |          | 3.4  |          | 3.8  |          | 4.3  |           | 5.1  |          | 7.1  | ns    |
| Global Clock Network                               |                                      |          |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>CKH</sub>                                   | Input LOW to HIGH                    | FO = 32  |          | 2.6  |          | 2.9  |          | 3.3  |           | 3.9  |          | 5.4  | ns    |
|                                                    |                                      | FO = 486 |          | 2.9  |          | 3.2  |          | 3.6  |           | 4.3  |          | 5.9  | ns    |
| t <sub>CKL</sub>                                   | Input HIGH to LOW                    | FO = 32  |          | 3.7  |          | 4.1  |          | 4.6  |           | 5.4  |          | 7.6  | ns    |
|                                                    |                                      | FO = 486 |          | 4.3  |          | 4.7  |          | 5.4  |           | 6.3  |          | 8.8  | ns    |
| t <sub>PWH</sub>                                   | Minimum Pulse Width HIGH             | FO = 32  | 2.2      |      | 2.4      |      | 2.7      |      | 3.2       |      | 4.5      |      | ns    |
|                                                    |                                      | FO = 486 | 2.4      |      | 2.6      |      | 3.0      |      | 3.5       |      | 4.9      |      | ns    |
| t <sub>PWL</sub>                                   | Minimum Pulse Width LOW              | FO = 32  | 2.2      |      | 2.4      |      | 2.7      |      | 3.2       |      | 4.5      |      | ns    |
|                                                    |                                      | FO = 486 | 2.4      |      | 2.6      |      | 3.0      |      | 3.5       |      | 4.9      |      | ns    |
| t <sub>CKSW</sub>                                  | Maximum Skew                         | FO = 32  |          | 0.5  |          | 0.6  |          | 0.7  |           | 0.8  |          | 1.1  | ns    |
|                                                    |                                      | FO = 486 |          | 0.5  |          | 0.6  |          | 0.7  |           | 0.8  |          | 1.1  | ns    |
| t <sub>SUEXT</sub>                                 | Input Latch External Set-Up          | FO = 32  | 0.0      |      | 0.0      |      | 0.0      |      | 0.0       |      | 0.0      |      | ns    |
|                                                    |                                      | FO = 486 | 0.0      |      | 0.0      |      | 0.0      |      | 0.0       |      | 0.0      |      | ns    |
| t <sub>HEXT</sub>                                  | Input Latch External Hold            | FO = 32  | 2.8      |      | 3.1      |      | 3.5      |      | 4.1       |      | 5.7      |      | ns    |
|                                                    |                                      | FO = 486 | 3.3      |      | 3.7      |      | 4.2      |      | 4.9       |      | 6.9      |      | ns    |
| t <sub>P</sub>                                     | Minimum Period (1/f <sub>MAX</sub> ) | FO = 32  | 4.7      |      | 5.2      |      | 5.7      |      | 6.5       |      | 10.9     |      | ns    |
|                                                    |                                      | FO = 486 | 5.1      |      | 5.7      |      | 6.2      |      | 7.1       |      | 11.9     |      | ns    |

**Table 45 • A42MX36 Timing Characteristics (Nominal 3.3 V Operation) (continued)**(Worst-Case Commercial Conditions, VCCA = 3.0 V, T<sub>J</sub> = 70°C)

| Parameter / Description                 |                                     | –3 Speed |      | –2 Speed |      | –1 Speed |      | Std Speed |      | –F Speed |      | Units |
|-----------------------------------------|-------------------------------------|----------|------|----------|------|----------|------|-----------|------|----------|------|-------|
|                                         |                                     | Min.     | Max. | Min.     | Max. | Min.     | Max. | Min.      | Max. | Min.     | Max. |       |
| Synchronous SRAM Operations (continued) |                                     |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>ADH</sub>                        | Address/Data Hold Time              | 0.0      |      | 0.0      |      | 0.0      |      | 0.0       |      | 0.0      |      | ns    |
| t <sub>RENSU</sub>                      | Read Enable Set-Up                  | 0.9      |      | 1.0      |      | 1.1      |      | 1.3       |      | 1.8      |      | ns    |
| t <sub>RENH</sub>                       | Read Enable Hold                    | 4.8      |      | 5.3      |      | 6.0      |      | 7.0       |      | 9.8      |      | ns    |
| t <sub>WENSU</sub>                      | Write Enable Set-Up                 | 3.8      |      | 4.2      |      | 4.8      |      | 5.6       |      | 7.8      |      | ns    |
| t <sub>WENH</sub>                       | Write Enable Hold                   | 0.0      |      | 0.0      |      | 0.0      |      | 0.0       |      | 0.0      |      | ns    |
| t <sub>BENS</sub>                       | Block Enable Set-Up                 | 3.9      |      | 4.3      |      | 4.9      |      | 5.7       |      | 8.0      |      | ns    |
| t <sub>BENH</sub>                       | Block Enable Hold                   | 0.0      |      | 0.0      |      | 0.0      |      | 0.0       |      | 0.0      |      | ns    |
| Asynchronous SRAM Operations            |                                     |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>RPD</sub>                        | Asynchronous Access Time            |          | 11.3 |          | 12.6 |          | 14.3 |           | 16.8 |          | 23.5 | ns    |
| t <sub>RDADV</sub>                      | Read Address Valid                  | 12.3     |      | 13.7     |      | 15.5     |      | 18.2      |      | 25.5     |      | ns    |
| t <sub>ADSU</sub>                       | Address/Data Set-Up Time            | 2.3      |      | 2.5      |      | 2.8      |      | 3.4       |      | 4.8      |      | ns    |
| t <sub>ADH</sub>                        | Address/Data Hold Time              | 0.0      |      | 0.0      |      | 0.0      |      | 0.0       |      | 0.0      |      | ns    |
| t <sub>RENSUA</sub>                     | Read Enable Set-Up to Address Valid | 0.9      |      | 1.0      |      | 1.1      |      | 1.3       |      | 1.8      |      | ns    |
| t <sub>RENHA</sub>                      | Read Enable Hold                    | 4.8      |      | 5.3      |      | 6.0      |      | 7.0       |      | 9.8      |      | ns    |
| t <sub>WENSU</sub>                      | Write Enable Set-Up                 | 3.8      |      | 4.2      |      | 4.8      |      | 5.6       |      | 7.8      |      | ns    |
| t <sub>WENH</sub>                       | Write Enable Hold                   | 0.0      |      | 0.0      |      | 0.0      |      | 0.0       |      | 0.0      |      | ns    |
| t <sub>DOH</sub>                        | Data Out Hold Time                  |          | 1.8  |          | 2.0  |          | 2.1  |           | 2.5  |          | 3.5  | ns    |
| Input Module Propagation Delays         |                                     |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>INPY</sub>                       | Input Data Pad-to-Y                 |          | 1.4  |          | 1.6  |          | 1.8  |           | 2.1  |          | 3.0  | ns    |
| t <sub>INGO</sub>                       | Input Latch Gate-to-Output          |          | 2.0  |          | 2.2  |          | 2.5  |           | 2.9  |          | 4.1  | ns    |
| t <sub>INH</sub>                        | Input Latch Hold                    | 0.0      |      | 0.0      |      | 0.0      |      | 0.0       |      | 0.0      |      | ns    |
| t <sub>INSU</sub>                       | Input Latch Set-Up                  | 0.7      |      | 0.7      |      | 0.8      |      | 1.0       |      | 1.4      |      | ns    |
| t <sub>ILA</sub>                        | Latch Active Pulse Width            | 6.5      |      | 7.3      |      | 8.2      |      | 9.7       |      | 13.5     |      | ns    |

**Table 45 • A42MX36 Timing Characteristics (Nominal 3.3 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 3.0 V, T<sub>J</sub> = 70°C)**

| Parameter / Description                            |                                            |          | –3 Speed |      | –2 Speed |      | –1 Speed |      | Std Speed |      | –F Speed |      | Units |
|----------------------------------------------------|--------------------------------------------|----------|----------|------|----------|------|----------|------|-----------|------|----------|------|-------|
|                                                    |                                            |          | Min.     | Max. | Min.     | Max. | Min.     | Max. | Min.      | Max. | Min.     | Max. |       |
| Input Module Predicted Routing Delays <sup>2</sup> |                                            |          |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>IRD1</sub>                                  | FO = 1 Routing Delay                       |          | 2.8      |      | 3.1      |      | 3.5      |      | 4.1       |      | 5.7      |      | ns    |
| t <sub>IRD2</sub>                                  | FO = 2 Routing Delay                       |          | 3.2      |      | 3.5      |      | 4.1      |      | 4.8       |      | 6.7      |      | ns    |
| t <sub>IRD3</sub>                                  | FO = 3 Routing Delay                       |          | 3.7      |      | 4.1      |      | 4.7      |      | 5.5       |      | 7.7      |      | ns    |
| t <sub>IRD4</sub>                                  | FO = 4 Routing Delay                       |          | 4.2      |      | 4.6      |      | 5.3      |      | 6.2       |      | 8.7      |      | ns    |
| t <sub>IRD8</sub>                                  | FO = 8 Routing Delay                       |          | 6.1      |      | 6.8      |      | 7.7      |      | 9.0       |      | 12.6     |      | ns    |
| Global Clock Network                               |                                            |          |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>CKH</sub>                                   | Input LOW to HIGH                          | FO = 32  | 4.6      |      | 5.1      |      | 5.7      |      | 6.7       |      | 9.3      |      | ns    |
|                                                    |                                            | FO = 635 | 5.0      |      | 5.6      |      | 6.3      |      | 7.4       |      | 10.3     |      | ns    |
| t <sub>CKL</sub>                                   | Input HIGH to LOW                          | FO = 32  | 5.3      |      | 5.9      |      | 6.7      |      | 7.8       |      | 11.0     |      | ns    |
|                                                    |                                            | FO = 635 | 6.8      |      | 7.6      |      | 8.6      |      | 10.1      |      | 14.1     |      | ns    |
| t <sub>PWH</sub>                                   | Minimum Pulse Width HIGH                   | FO = 32  | 2.5      |      | 2.7      |      | 3.1      |      | 3.6       |      | 5.1      |      | ns    |
|                                                    |                                            | FO = 635 | 2.8      |      | 3.1      |      | 3.5      |      | 4.1       |      | 5.7      |      | ns    |
| t <sub>PWL</sub>                                   | Minimum Pulse Width LOW                    | FO = 32  | 2.5      |      | 2.7      |      | 3.1      |      | 3.6       |      | 5.1      |      | ns    |
|                                                    |                                            | FO = 635 | 2.8      |      | 3.1      |      | 3.5      |      | 4.1       |      | 5.7      |      | ns    |
| t <sub>CKSW</sub>                                  | Maximum Skew                               | FO = 32  | 1.0      |      | 1.2      |      | 1.3      |      | 1.5       |      | 2.2      |      | ns    |
|                                                    |                                            | FO = 635 | 1.0      |      | 1.2      |      | 1.3      |      | 1.5       |      | 2.2      |      | ns    |
| t <sub>SUEXT</sub>                                 | Input Latch External Set-Up                | FO = 32  | 0.0      |      | 0.0      |      | 0.0      |      | 0.0       |      | 0.0      |      | ns    |
|                                                    |                                            | FO = 635 | 0.0      |      | 0.0      |      | 0.0      |      | 0.0       |      | 0.0      |      | ns    |
| t <sub>HEXT</sub>                                  | Input Latch External Hold                  | FO = 32  | 4.0      |      | 4.4      |      | 5.0      |      | 5.9       |      | 8.2      |      | ns    |
|                                                    |                                            | FO = 635 | 4.6      |      | 5.2      |      | 5.9      |      | 6.9       |      | 9.6      |      | ns    |
| t <sub>P</sub>                                     | Minimum Period (1/f <sub>MAX</sub> )       | FO = 32  | 9.2      |      | 10.2     |      | 11.1     |      | 12.7      |      | 21.2     |      | ns    |
|                                                    |                                            | FO = 635 | 9.9      |      | 11.0     |      | 12.0     |      | 13.8      |      | 23.0     |      | ns    |
| f <sub>MAX</sub>                                   | Maximum Datapath Frequency                 | FO = 32  | 108      |      | 98       |      | 90       |      | 79        |      | 47       |      | MHz   |
|                                                    |                                            | FO = 635 | 100      |      | 91       |      | 83       |      | 73        |      | 44       |      | MHz   |
| TTL Output Module Timing <sup>5</sup>              |                                            |          |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>DLH</sub>                                   | Data-to-Pad HIGH                           |          | 3.6      |      | 4.0      |      | 4.5      |      | 5.3       |      | 7.4      |      | ns    |
| t <sub>DHL</sub>                                   | Data-to-Pad LOW                            |          | 4.2      |      | 4.6      |      | 5.2      |      | 6.2       |      | 8.6      |      | ns    |
| t <sub>ENZH</sub>                                  | Enable Pad Z to HIGH                       |          | 3.7      |      | 4.2      |      | 4.7      |      | 5.5       |      | 7.7      |      | ns    |
| t <sub>ENZL</sub>                                  | Enable Pad Z to LOW                        |          | 4.1      |      | 4.6      |      | 5.2      |      | 6.1       |      | 8.5      |      | ns    |
| t <sub>ENHZ</sub>                                  | Enable Pad HIGH to Z                       |          | 7.34     |      | 8.2      |      | 9.3      |      | 10.9      |      | 15.3     |      | ns    |
| TTL Output Module Timing <sup>5</sup>              |                                            |          |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>ENLZ</sub>                                  | Enable Pad LOW to Z                        |          | 6.9      |      | 7.6      |      | 8.7      |      | 10.2      |      | 14.3     |      | ns    |
| t <sub>GLH</sub>                                   | G-to-Pad HIGH                              |          | 4.9      |      | 5.5      |      | 6.2      |      | 7.3       |      | 10.2     |      | ns    |
| t <sub>GHL</sub>                                   | G-to-Pad LOW                               |          | 4.9      |      | 5.5      |      | 6.2      |      | 7.3       |      | 10.2     |      | ns    |
| t <sub>LSU</sub>                                   | I/O Latch Output Set-Up                    |          | 0.7      |      | 0.7      |      | 0.8      |      | 1.0       |      | 1.4      |      | ns    |
| t <sub>LH</sub>                                    | I/O Latch Output Hold                      |          | 0.0      |      | 0.0      |      | 0.0      |      | 0.0       |      | 0.0      |      | ns    |
| t <sub>LCO</sub>                                   | I/O Latch Clock-to-Out (Pad-to-Pad) 32 I/O |          | 7.9      |      | 8.8      |      | 10.0     |      | 11.8      |      | 16.5     |      | ns    |

**Table 50 • PQ 100**

| <b>PQ100</b>      |                         |                         |                         |                         |
|-------------------|-------------------------|-------------------------|-------------------------|-------------------------|
| <b>Pin Number</b> | <b>A40MX02 Function</b> | <b>A40MX04 Function</b> | <b>A42MX09 Function</b> | <b>A42MX16 Function</b> |
| 93                | VCC                     | VCC                     | I/O                     | I/O                     |
| 94                | VCC                     | VCC                     | PRB, I/O                | PRB, I/O                |
| 95                | NC                      | I/O                     | I/O                     | I/O                     |
| 96                | NC                      | I/O                     | GND                     | GND                     |
| 97                | NC                      | I/O                     | I/O                     | I/O                     |
| 98                | SDI, I/O                | SDI, I/O                | I/O                     | I/O                     |
| 99                | DCLK, I/O               | DCLK, I/O               | I/O                     | I/O                     |
| 100               | PRA, I/O                | PRA, I/O                | I/O                     | I/O                     |

**Table 52 • PQ160**

| <b>PQ160</b>      |                         |                         |                         |
|-------------------|-------------------------|-------------------------|-------------------------|
| <b>Pin Number</b> | <b>A42MX09 Function</b> | <b>A42MX16 Function</b> | <b>A42MX24 Function</b> |
| 21                | CLKA, I/O               | CLKA, I/O               | CLKA, I/O               |
| 22                | I/O                     | I/O                     | I/O                     |
| 23                | PRA, I/O                | PRA, I/O                | PRA, I/O                |
| 24                | NC                      | I/O                     | WD, I/O                 |
| 25                | I/O                     | I/O                     | WD, I/O                 |
| 26                | I/O                     | I/O                     | I/O                     |
| 27                | I/O                     | I/O                     | I/O                     |
| 28                | NC                      | I/O                     | I/O                     |
| 29                | I/O                     | I/O                     | WD, I/O                 |
| 30                | GND                     | GND                     | GND                     |
| 31                | NC                      | I/O                     | WD, I/O                 |
| 32                | I/O                     | I/O                     | I/O                     |
| 33                | I/O                     | I/O                     | I/O                     |
| 34                | I/O                     | I/O                     | I/O                     |
| 35                | NC                      | VCCI                    | VCCI                    |
| 36                | I/O                     | I/O                     | WD, I/O                 |
| 37                | I/O                     | I/O                     | WD, I/O                 |
| 38                | SDI, I/O                | SDI, I/O                | SDI, I/O                |
| 39                | I/O                     | I/O                     | I/O                     |
| 40                | GND                     | GND                     | GND                     |
| 41                | I/O                     | I/O                     | I/O                     |
| 42                | I/O                     | I/O                     | I/O                     |
| 43                | I/O                     | I/O                     | I/O                     |
| 44                | GND                     | GND                     | GND                     |
| 45                | I/O                     | I/O                     | I/O                     |
| 46                | I/O                     | I/O                     | I/O                     |
| 47                | I/O                     | I/O                     | I/O                     |
| 48                | I/O                     | I/O                     | I/O                     |
| 49                | GND                     | GND                     | GND                     |
| 50                | I/O                     | I/O                     | I/O                     |
| 51                | I/O                     | I/O                     | I/O                     |
| 52                | NC                      | I/O                     | I/O                     |
| 53                | I/O                     | I/O                     | I/O                     |
| 54                | NC                      | VCCA                    | VCCA                    |
| 55                | I/O                     | I/O                     | I/O                     |
| 56                | I/O                     | I/O                     | I/O                     |
| 57                | VCCA                    | VCCA                    | VCCA                    |

**Table 52 • PQ160**

| <b>PQ160</b>      |                         |                         |                         |
|-------------------|-------------------------|-------------------------|-------------------------|
| <b>Pin Number</b> | <b>A42MX09 Function</b> | <b>A42MX16 Function</b> | <b>A42MX24 Function</b> |
| 95                | I/O                     | I/O                     | I/O                     |
| 96                | I/O                     | I/O                     | WD, I/O                 |
| 97                | I/O                     | I/O                     | I/O                     |
| 98                | VCCA                    | VCCA                    | VCCA                    |
| 99                | GND                     | GND                     | GND                     |
| 100               | NC                      | I/O                     | I/O                     |
| 101               | I/O                     | I/O                     | I/O                     |
| 102               | I/O                     | I/O                     | I/O                     |
| 103               | NC                      | I/O                     | I/O                     |
| 104               | I/O                     | I/O                     | I/O                     |
| 105               | I/O                     | I/O                     | I/O                     |
| 106               | I/O                     | I/O                     | WD, I/O                 |
| 107               | I/O                     | I/O                     | WD, I/O                 |
| 108               | I/O                     | I/O                     | I/O                     |
| 109               | GND                     | GND                     | GND                     |
| 110               | NC                      | I/O                     | I/O                     |
| 111               | I/O                     | I/O                     | WD, I/O                 |
| 112               | I/O                     | I/O                     | WD, I/O                 |
| 113               | I/O                     | I/O                     | I/O                     |
| 114               | NC                      | VCCI                    | VCCI                    |
| 115               | I/O                     | I/O                     | WD, I/O                 |
| 116               | NC                      | I/O                     | WD, I/O                 |
| 117               | I/O                     | I/O                     | I/O                     |
| 118               | I/O                     | I/O                     | TDI, I/O                |
| 119               | I/O                     | I/O                     | TMS, I/O                |
| 120               | GND                     | GND                     | GND                     |
| 121               | I/O                     | I/O                     | I/O                     |
| 122               | I/O                     | I/O                     | I/O                     |
| 123               | I/O                     | I/O                     | I/O                     |
| 124               | NC                      | I/O                     | I/O                     |
| 125               | GND                     | GND                     | GND                     |
| 126               | I/O                     | I/O                     | I/O                     |
| 127               | I/O                     | I/O                     | I/O                     |
| 128               | I/O                     | I/O                     | I/O                     |
| 129               | NC                      | I/O                     | I/O                     |
| 130               | GND                     | GND                     | GND                     |
| 131               | I/O                     | I/O                     | I/O                     |

**Table 53 • PQ208**

| <b>PQ208</b>      |                         |                         |                         |
|-------------------|-------------------------|-------------------------|-------------------------|
| <b>Pin Number</b> | <b>A42MX16 Function</b> | <b>A42MX24 Function</b> | <b>A42MX36 Function</b> |
| 95                | NC                      | I/O                     | I/O                     |
| 96                | NC                      | I/O                     | I/O                     |
| 97                | NC                      | I/O                     | I/O                     |
| 98                | VCCI                    | VCCI                    | VCCI                    |
| 99                | I/O                     | I/O                     | I/O                     |
| 100               | I/O                     | WD, I/O                 | WD, I/O                 |
| 101               | I/O                     | WD, I/O                 | WD, I/O                 |
| 102               | I/O                     | I/O                     | I/O                     |
| 103               | SDO, I/O                | SDO, TDO, I/O           | SDO, TDO, I/O           |
| 104               | I/O                     | I/O                     | I/O                     |
| 105               | GND                     | GND                     | GND                     |
| 106               | NC                      | VCCA                    | VCCA                    |
| 107               | I/O                     | I/O                     | I/O                     |
| 108               | I/O                     | I/O                     | I/O                     |
| 109               | I/O                     | I/O                     | I/O                     |
| 110               | I/O                     | I/O                     | I/O                     |
| 111               | I/O                     | I/O                     | I/O                     |
| 112               | NC                      | I/O                     | I/O                     |
| 113               | NC                      | I/O                     | I/O                     |
| 114               | NC                      | I/O                     | I/O                     |
| 115               | NC                      | I/O                     | I/O                     |
| 116               | I/O                     | I/O                     | I/O                     |
| 117               | I/O                     | I/O                     | I/O                     |
| 118               | I/O                     | I/O                     | I/O                     |
| 119               | I/O                     | I/O                     | I/O                     |
| 120               | I/O                     | I/O                     | I/O                     |
| 121               | I/O                     | I/O                     | I/O                     |
| 122               | I/O                     | I/O                     | I/O                     |
| 123               | I/O                     | I/O                     | I/O                     |
| 124               | I/O                     | I/O                     | I/O                     |
| 125               | I/O                     | I/O                     | I/O                     |
| 126               | GND                     | GND                     | GND                     |
| 127               | I/O                     | I/O                     | I/O                     |
| 128               | I/O                     | TCK, I/O                | TCK, I/O                |
| 129               | LP                      | LP                      | LP                      |
| 130               | VCCA                    | VCCA                    | VCCA                    |
| 131               | GND                     | GND                     | GND                     |

**Table 54 • PQ240**

| <b>PQ240</b>      |                         |
|-------------------|-------------------------|
| <b>Pin Number</b> | <b>A42MX36 Function</b> |
| 200               | I/O                     |
| 201               | I/O                     |
| 202               | I/O                     |
| 203               | I/O                     |
| 204               | I/O                     |
| 205               | I/O                     |
| 206               | VCCA                    |
| 207               | I/O                     |
| 208               | I/O                     |
| 209               | VCCA                    |
| 210               | VCCI                    |
| 211               | I/O                     |
| 212               | I/O                     |
| 213               | I/O                     |
| 214               | I/O                     |
| 215               | I/O                     |
| 216               | I/O                     |
| 217               | I/O                     |
| 218               | I/O                     |
| 219               | VCCA                    |
| 220               | I/O                     |
| 221               | I/O                     |
| 222               | I/O                     |
| 223               | I/O                     |
| 224               | I/O                     |
| 225               | I/O                     |
| 226               | I/O                     |
| 227               | VCCI                    |
| 228               | I/O                     |
| 229               | I/O                     |
| 230               | I/O                     |
| 231               | I/O                     |
| 232               | I/O                     |
| 233               | I/O                     |
| 234               | I/O                     |
| 235               | I/O                     |
| 236               | I/O                     |


**Table 57 • TQ176**

| <b>TQ176</b>      |                         |                         |                         |
|-------------------|-------------------------|-------------------------|-------------------------|
| <b>Pin Number</b> | <b>A42MX09 Function</b> | <b>A42MX16 Function</b> | <b>A42MX24 Function</b> |
| 10                | NC                      | I/O                     | I/O                     |
| 11                | NC                      | I/O                     | I/O                     |
| 12                | I/O                     | I/O                     | I/O                     |
| 13                | NC                      | VCCA                    | VCCA                    |
| 14                | I/O                     | I/O                     | I/O                     |
| 15                | I/O                     | I/O                     | I/O                     |
| 16                | I/O                     | I/O                     | I/O                     |
| 17                | I/O                     | I/O                     | I/O                     |
| 18                | GND                     | GND                     | GND                     |
| 19                | NC                      | I/O                     | I/O                     |
| 20                | NC                      | I/O                     | I/O                     |
| 21                | I/O                     | I/O                     | I/O                     |
| 22                | NC                      | I/O                     | I/O                     |
| 23                | GND                     | GND                     | GND                     |
| 24                | NC                      | VCCI                    | VCCI                    |
| 25                | VCCA                    | VCCA                    | VCCA                    |
| 26                | NC                      | I/O                     | I/O                     |
| 27                | NC                      | I/O                     | I/O                     |
| 28                | VCCI                    | VCCA                    | VCCA                    |
| 29                | NC                      | I/O                     | I/O                     |
| 30                | I/O                     | I/O                     | I/O                     |
| 31                | I/O                     | I/O                     | I/O                     |
| 32                | I/O                     | I/O                     | I/O                     |
| 33                | NC                      | NC                      | I/O                     |
| 34                | I/O                     | I/O                     | I/O                     |
| 35                | I/O                     | I/O                     | I/O                     |
| 36                | I/O                     | I/O                     | I/O                     |
| 37                | NC                      | I/O                     | I/O                     |
| 38                | NC                      | NC                      | I/O                     |
| 39                | I/O                     | I/O                     | I/O                     |
| 40                | I/O                     | I/O                     | I/O                     |
| 41                | I/O                     | I/O                     | I/O                     |
| 42                | I/O                     | I/O                     | I/O                     |
| 43                | I/O                     | I/O                     | I/O                     |
| 44                | I/O                     | I/O                     | I/O                     |
| 45                | GND                     | GND                     | GND                     |
| 46                | I/O                     | I/O                     | TMS, I/O                |

Table 57 • TQ176

| TQ176      |                  |                  |                  |
|------------|------------------|------------------|------------------|
| Pin Number | A42MX09 Function | A42MX16 Function | A42MX24 Function |
| 158        | CLKB, I/O        | CLKB, I/O        | CLKB, I/O        |
| 159        | I/O              | I/O              | I/O              |
| 160        | PRB, I/O         | PRB, I/O         | PRB, I/O         |
| 161        | NC               | I/O              | WD, I/O          |
| 162        | I/O              | I/O              | WD, I/O          |
| 163        | I/O              | I/O              | I/O              |
| 164        | I/O              | I/O              | I/O              |
| 165        | NC               | NC               | WD, I/O          |
| 166        | NC               | I/O              | WD, I/O          |
| 167        | I/O              | I/O              | I/O              |
| 168        | NC               | I/O              | I/O              |
| 169        | I/O              | I/O              | I/O              |
| 170        | NC               | VCCI             | VCCI             |
| 171        | I/O              | I/O              | WD, I/O          |
| 172        | I/O              | I/O              | WD, I/O          |
| 173        | NC               | I/O              | I/O              |
| 174        | I/O              | I/O              | I/O              |
| 175        | DCLK, I/O        | DCLK, I/O        | DCLK, I/O        |
| 176        | I/O              | I/O              | I/O              |

Figure 49 • CQ208



**Table 58 • CQ208**

| <b>CQ208</b>      |                         |
|-------------------|-------------------------|
| <b>Pin Number</b> | <b>A42MX36 Function</b> |
| 74                | I/O                     |
| 75                | I/O                     |
| 76                | I/O                     |
| 77                | I/O                     |
| 78                | GND                     |
| 79                | VCCA                    |
| 80                | VCCI                    |
| 81                | I/O                     |
| 82                | I/O                     |
| 83                | I/O                     |
| 84                | I/O                     |
| 85                | WD, I/O                 |
| 86                | WD, I/O                 |
| 87                | I/O                     |
| 88                | I/O                     |
| 89                | I/O                     |
| 90                | I/O                     |
| 91                | QCLKB, I/O              |
| 92                | I/O                     |
| 93                | WD, I/O                 |
| 94                | WD, I/O                 |
| 95                | I/O                     |
| 96                | I/O                     |
| 97                | I/O                     |
| 98                | VCCI                    |
| 99                | I/O                     |
| 100               | WD, I/O                 |
| 101               | WD, I/O                 |
| 102               | I/O                     |
| 103               | TDO, I/O                |
| 104               | I/O                     |
| 105               | GND                     |
| 106               | VCCA                    |
| 107               | I/O                     |
| 108               | I/O                     |
| 109               | I/O                     |
| 110               | I/O                     |

**Table 60 • BG272**

| <b>BG272</b>      |                         |
|-------------------|-------------------------|
| <b>Pin Number</b> | <b>A42MX36 Function</b> |
| J9                | GND                     |
| J10               | GND                     |
| J11               | GND                     |
| J12               | GND                     |
| J17               | VCCA                    |
| J18               | I/O                     |
| J19               | I/O                     |
| J20               | I/O                     |
| K1                | I/O                     |
| K2                | I/O                     |
| K3                | I/O                     |
| K4                | VCCI                    |
| K9                | GND                     |
| K10               | GND                     |
| K11               | GND                     |
| K12               | GND                     |
| K17               | I/O                     |
| K18               | VCCA                    |
| K19               | VCCA                    |
| K20               | LP                      |
| L1                | I/O                     |
| L2                | I/O                     |
| L3                | VCCA                    |
| L4                | VCCA                    |
| L9                | GND                     |
| L10               | GND                     |
| L11               | GND                     |
| L12               | GND                     |
| L17               | VCCI                    |
| L18               | I/O                     |
| L19               | I/O                     |
| L20               | TCK, I/O                |
| M1                | I/O                     |
| M2                | I/O                     |
| M3                | I/O                     |
| M4                | VCCI                    |
| M9                | GND                     |