



Welcome to [E-XFL.COM](#)

[Understanding Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

Product Status	Obsolete
Number of LABs/CLBs	-
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	57
Number of Gates	3000
Voltage - Supply	3V ~ 3.6V, 4.75V ~ 5.25V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 70°C (TA)
Package / Case	100-BQFP
Supplier Device Package	100-PQFP (20x14)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/a40mx02-3pq100

Figure 51	BG272	145
Figure 52	PG132	153
Figure 53	CQ172	158

Tables

Table 1	Product profile	1
Table 2	Plastic Device Resources	4
Table 3	Ceramic Device Resources	4
Table 4	Temperature Grade Offerings	5
Table 5	Speed Grade Offerings	5
Table 6	Voltage Support of MX Devices	13
Table 7	Fixed Capacitance Values for MX FPGAs (pF)	16
Table 8	Device Configuration Options for Probe Capability	17
Table 9	Test Access Port Descriptions	18
Table 10	Supported BST Public Instructions	18
Table 11	Boundary Scan Pin Configuration and Functionality	19
Table 12	Absolute Maximum Ratings for 40MX Devices*	20
Table 13	Absolute Maximum Ratings for 42MX Devices*	20
Table 14	Recommended Operating Conditions	21
Table 15	5V TTL Electrical Specifications	21
Table 16	Absolute Maximum Ratings for 40MX Devices*	22
Table 17	Absolute Maximum Ratings for 42MX Devices*	22
Table 18	Recommended Operating Conditions	22
Table 19	3.3V LVTTL Electrical Specifications	23
Table 20	Absolute Maximum Ratings*	23
Table 21	Recommended Operating Conditions	24
Table 22	Mixed 5.0V/3.3V Electrical Specifications	25
Table 23	DC Specification (5.0 V PCI Signaling)	25
Table 24	AC Specifications (5.0V PCI Signaling)*	26
Table 25	DC Specification (3.3 V PCI Signaling)	27
Table 26	AC Specifications for (3.3 V PCI Signaling)*	27
Table 27	Package Thermal Characteristics	29
Table 28	42MX Temperature and Voltage Derating Factors (Normalized to $T_J = 25^\circ\text{C}$, $\text{VCCA} = 5.0 \text{ V}$)	38
Table 29	40MX Temperature and Voltage Derating Factors(Normalized to $T_J = 25^\circ\text{C}$, $\text{VCC} = 5.0 \text{ V}$)	38
Table 30	42MX Temperature and Voltage Derating Factors(Normalized to $T_J = 25^\circ\text{C}$, $\text{VCCA} = 3.3 \text{ V}$)	39
Table 31	40MX Temperature and Voltage Derating Factors (Normalized to $T_J = 25^\circ\text{C}$, $\text{VCC} = 3.3 \text{ V}$)	39
Table 32	Clock Specification for 33 MHz PCI	40
Table 33	Timing Parameters for 33 MHz PCI	40
Table 34	A40MX02 Timing Characteristics (Nominal 5.0 V Operation)	41
Table 35	A40MX02 Timing Characteristics (Nominal 3.3 V Operation)	43
Table 36	A40MX04 Timing Characteristics (Nominal 5.0 V Operation) (Worst-Case Commercial Conditions, $\text{VCC} = 4.75 \text{ V}$, $T_J = 70^\circ\text{C}$)	46
Table 37	A40MX04 Timing Characteristics (Nominal 3.3 V Operation) (Worst-Case Commercial Conditions, $\text{VCC} = 3.0 \text{ V}$, $T_J = 70^\circ\text{C}$)	49
Table 38	A42MX09 Timing Characteristics (Nominal 5.0 V Operation) (Worst-Case Commercial Conditions, $\text{VCCA} = 4.75 \text{ V}$, $T_J = 70^\circ\text{C}$)	52
Table 39	A42MX09 Timing Characteristics (Nominal 3.3 V Operation) (Worst-Case Commercial Conditions, $\text{VCCA} = 3.0 \text{ V}$, $T_J = 70^\circ\text{C}$)	56
Table 40	A42MX16 Timing Characteristics (Nominal 5.0 V Operation) (Worst-Case Commercial Conditions, $\text{VCCA} = 4.75 \text{ V}$, $T_J = 70^\circ\text{C}$)	60
Table 41	A42MX16 Timing Characteristics (Nominal 3.3 V Operation) (Worst-Case Commercial Conditions, $\text{VCCA} = 3.0 \text{ V}$, $T_J = 70^\circ\text{C}$)	64
Table 42	A42MX24 Timing Characteristics (Nominal 5.0 V Operation) (Worst-Case Commercial Conditions, $\text{VCCA} = 4.75 \text{ V}$, $T_J = 70^\circ\text{C}$)	67
Table 43	A42MX24 Timing Characteristics (Nominal 3.3 V Operation) (Worst-Case Commercial Conditions, $\text{VCCA} = 3.0 \text{ V}$, $T_J = 70^\circ\text{C}$)	71
Table 44	A42MX36 Timing Characteristics (Nominal 5.0 V Operation)(Worst-Case Commercial Conditions, $\text{VCCA} = 4.75 \text{ V}$, $T_J = 70^\circ\text{C}$)	75
Table 45	A42MX36 Timing Characteristics (Nominal 3.3 V Operation) (Worst-Case Commercial Conditions, $\text{VCCA} = 3.0 \text{ V}$, $T_J = 70^\circ\text{C}$)	75

- The Transient Current, page 13 is new (SAR 36930).
- Package names were revised according to standards established in *Package Mechanical Drawings* (SAR 34774)

1.7 Revision 9.0

The following is a summary of the changes in revision 9.0 of this document

- In Table 20, page 23, the limits in VI were changed from -0.5 to VCCI + 0.5 to -0.5 to VCCA + 0.5
- In Table 22, page 25, V_{OH} was changed from 3.7 to 2.4 for the min in industrial and military. V_{IH} had V_{CCI} and that was changed to VCCA

1.8 Revision 6.0

The following is a summary of the changes in revision 6.0 of this document.

- The Ease of Integration, page 1 was updated
- The Temperature Grade Offerings, page 5 is new
- The Speed Grade Offerings, page 5 is new
- The General Description, page 6 was updated
- The MultiPlex I/O Modules, page 11 was updated
- The User Security, page 12 was updated
- Table 6, page 13 was updated
- The Power Dissipation, page 14 was updated.
- The Static Power Component, page 14 was updated
- The Equivalent Capacitance, page 15 was updated
- Figure 13, page 17 was updated
- Table 10, page 18 was updated.
- Figure 14, page 18 was updated.
- Table 11, page 19 was updated.

Each I/O cell has three boundary-scan register cells, each with a serial-in, serial-out, parallel-in, and parallel-out pin. The serial pins are used to serially connect all the boundary-scan register cells in a device into a boundary-scan register chain, which starts at the TDI pin and ends at the TDO pin. The parallel ports are connected to the internal core logic tile and the input, output and control ports of an I/O buffer to capture and load data into the register to control or observe the logic state of each I/O.

Figure 14 • 42MX IEEE 1149.1 Boundary Scan Circuitry




Table 9 • Test Access Port Descriptions

Port	Description
TMS (Test Mode Select)	Serial input for the test logic control bits. Data is captured on the rising edge of the test logic clock (TCK).
TCK (Test Clock Input)	Dedicated test logic clock used serially to shift test instruction, test data, and control inputs on the rising edge of the clock, and serially to shift the output data on the falling edge of the clock. The maximum clock frequency for TCK is 20 MHz.
TDI (Test Data Input)	Serial input for instruction and test data. Data is captured on the rising edge of the test logic clock.
TDO (Test Data Output)	Serial output for test instruction and data from the test logic. TDO is set to an Inactive Drive state (high impedance) when data scanning is not in progress.

Table 10 • Supported BST Public Instructions

Instruction	IR Code (IR2.IR0)	Instruction Type	Description
EXTEST	000	Mandatory	Allows the external circuitry and board-level interconnections to be tested by forcing a test pattern at the output pins and capturing test results at the input pins.
SAMPLE/PRELOAD	001	Mandatory	Allows a snapshot of the signals at the device pins to be captured and examined during operation
HIGH Z	101	Optional	Tristates all I/Os to allow external signals to drive pins. See the IEEE Standard 1149.1 specification.
CLAMP	110	Optional	Allows state of signals driven from component pins to be determined from the Boundary-Scan Register. See the IEEE Standard 1149.1 specification for details.
BYPASS	111	Mandatory	Enables the bypass register between the TDI and TDO pins. The test data passes through the selected device to adjacent devices in the test chain.

3. All outputs unloaded. All inputs = VCC/VCCI or GND

3.8 3.3 V Operating Conditions

The following table shows 3.3 V operating conditions.

Table 16 • Absolute Maximum Ratings for 40MX Devices*

Symbol	Parameter	Limits	Units
VCC	DC Supply Voltage	-0.5 to +7.0	V
VI	Input Voltage	-0.5 to VCC + 0.5	V
VO	Output Voltage	-0.5 to VCC + 0.5	V
t _{STG}	Storage Temperature	-65 to + 150	°C

Note: *Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. Exposure to absolute maximum rated conditions for extended periods may affect device reliability. Devices should not be operated outside the recommended operating conditions.

Table 17 • Absolute Maximum Ratings for 42MX Devices*

Symbol	Parameter	Limits	Units
VCCI	DC Supply Voltage for I/Os	-0.5 to +7.0	V
VCCA	DC Supply Voltage for Array	-0.5 to +7.0	V
VI	Input Voltage	-0.5 to VCCI+0.5	V
VO	Output Voltage	-0.5 to VCCI+0.5	V
t _{STG}	Storage Temperature	-65 to +150	°C

Note: *Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. Exposure to absolute maximum rated conditions for extended periods may affect device reliability. Devices should not be operated outside the recommended operating conditions.

Table 18 • Recommended Operating Conditions

Parameter	Commercial	Industrial	Military	Units
Temperature Range*	0 to +70	-40 to +85	-55 to +125	°C
VCC (40MX)	3.0 to 3.6	3.0 to 3.6	3.0 to 3.6	V
VCCA (42MX)	3.0 to 3.6	3.0 to 3.6	3.0 to 3.6	V
VCCI (42MX)	3.0 to 3.6	3.0 to 3.6	3.0 to 3.6	V

Note: *Ambient temperature (T_A) is used for commercial and industrial grades; case temperature (T_C) is used for military grades.

All the following tables show various specifications and operating conditions of 40MX and 42MX FPGAs.

3.8.1 3.3 V LVTTL Electrical Specifications

Table 19 • 3.3V LVTTL Electrical Specifications

Symbol	Parameter	Commercial		Commercial -F		Industrial		Military		Units
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
VOH ¹	IOH = -4 mA	2.15		2.15		2.4		2.4		V
VOL ¹	IOL = 6 mA		0.4		0.4		0.48		0.48	V
VIL		-0.3	0.8	-0.3	0.8	-0.3	0.8	-0.3	0.8	V
VIH (40MX)		2.0	VCC + 0.3	2.0	VCC + 0.3	2.0	VCC + 0.3	2.0	VCC + 0.3	V
VIH (42MX)		2.0	VCCI + 0.3	2.0	VCCI + 0.3	2.0	VCCI + 0.3	2.0	VCCI + 0.3	V
IIL			-10		-10		-10		-10	µA
IIH			-10		-10		-10		-10	µA
Input Transition Time, T _R and T _F			500		500		500		500	ns
C _{IO} I/O Capacitance			10		10		10		10	pF
Standby Current, ICC ²	A40MX02, A40MX04	3		25		10		25		mA
	A42MX09	5		25		25		25		mA
	A42MX16	6		25		25		25		mA
	A42MX24, A42MX36	15		25		25		25		mA
Low-Power Mode Standby Current	42MX devices only	0.5		ICC - 5.0		ICC - 5.0		ICC - 5.0		mA
IIO, I/O source sink current	Can be derived from the <i>IB/S model</i> (http://www.microsemi.com/soc/techdocs/models/ibis.html)									


1. Only one output tested at a time. VCC/VCCI = min.
2. All outputs unloaded. All inputs = VCC/VCCI or GND.

3.9 Mixed 5.0 V / 3.3 V Operating Conditions (for 42MX Devices Only)


Table 20 • Absolute Maximum Ratings*

Symbol	Parameter	Limits	Units
VCCI	DC Supply Voltage for I/Os	-0.5 to +7.0	V
VCCA	DC Supply Voltage for Array	-0.5 to +7.0	V
VI	Input Voltage	-0.5 to VCCA + 0.5	V
VO	Output Voltage	-0.5 to VCCI + 0.5	V
t _{STG}	Storage Temperature	-65 to +150	°C

Note: *Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. Exposure to absolute maximum rated conditions for extended periods may affect device

Figure 30 • 42MX SRAM Write Operation

Note: Identical timing for falling edge clock

Figure 31 • 42MX SRAM Synchronous Read Operation

Note: Identical timing for falling edge clock



Figure 32 • 42MX SRAM Asynchronous Read Operation—Type 1 (Read Address Controlled)

Figure 33 • 42MX SRAM Asynchronous Read Operation—Type 2 (Write Address Controlled)

3.10.7 Predictable Performance: Tight Delay Distributions

Propagation delay between logic modules depends on the resistive and capacitive loading of the routing tracks, the interconnect elements, and the module inputs being driven. Propagation delay increases as the length of routing tracks, the number of interconnect elements, or the number of inputs increases.

From a design perspective, the propagation delay can be statistically correlated or modeled by the fanout (number of loads) driven by a module. Higher fanout usually requires some paths to have longer routing tracks.

The MX FPGAs deliver a tight fanout delay distribution, which is achieved in two ways: by decreasing the delay of the interconnect elements and by decreasing the number of interconnect elements per path.

Microsemi's patented antifuse offers a very low resistive/capacitive interconnect. The antifuses, fabricated in 0.45 µm lithography, offer nominal levels of 100 Ω resistance and 7.0 fF capacitance per antifuse.

MX fanout distribution is also tight due to the low number of antifuses required for each interconnect path. The proprietary architecture limits the number of antifuses per path to a maximum of four, with 90 percent of interconnects using only two antifuses.

3.11 Timing Characteristics

Device timing characteristics fall into three categories: family-dependent, device-dependent, and design-dependent. The input and output buffer characteristics are common to all MX devices. Internal routing delays are device-dependent; actual delays are not determined until after place-and-route of the user's design is complete. Delay values may then be determined by using the Designer software utility or by performing simulation with post-layout delays.

3.11.1 Critical Nets and Typical Nets

Propagation delays are expressed only for typical nets, which are used for initial design performance evaluation. Critical net delays can then be applied to the most timing critical paths. Critical nets are determined by net property assignment in Microsemi's Designer software prior to placement and routing. Up to 6% of the nets in a design may be designated as critical.

3.11.2 Long Tracks

Some nets in the design use long tracks, which are special routing resources that span multiple rows, columns, or modules. Long tracks employ three and sometimes four antifuse connections, which increase capacitance and resistance, resulting in longer net delays for macros connected to long tracks. Typically, up to 6 percent of nets in a fully utilized device require long tracks. Long tracks add

Table 37 • A40MX04 Timing Characteristics (Nominal 3.3 V Operation) (continued)(Worst-Case Commercial Conditions, VCC = 3.0 V, TJ = 70°C)

Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
t _{WCLKA} Flip-Flop (Latch) Clock Active Pulse Width	4.6		5.3		5.6		7.0		9.8		ns
t _{WASYN} Flip-Flop (Latch) Asynchronous Pulse Width	4.6		5.3		5.6		7.0		9.8		ns
t _A Flip-Flop Clock Input Period	6.8		7.8		8.9		10.4		14.6		ns
f _{MAX} Flip-Flop (Latch) Clock Frequency (FO = 128)		109		101		92		80		48	MHz
Input Module Propagation Delays											
t _{I NYH} Pad-to-Y HIGH		1.0		1.1		1.3		1.5		2.1	ns
t _{I NYL} Pad-to-Y LOW		0.9		1.0		1.1		1.3		1.9	ns

Table 40 • A42MX16 Timing Characteristics (Nominal 5.0 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 4.75 V, TJ = 70°C)

Parameter / Description		-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
t _{RD3}	FO = 3 Routing Delay			1.3	1.4	1.6	1.9	2.7	ns			
t _{RD4}	FO = 4 Routing Delay			1.6	1.7	2.0	2.3	3.2	ns			
t _{RD8}	FO = 8 Routing Delay			2.6	2.9	3.2	3.8	5.3	ns			
Logic Module Sequential Timing^{3,4}												
t _{SUD}	Flip-Flop (Latch) Data Input Set-Up		0.3	0.4	0.4	0.5	0.7			ns		
t _{HD}	Flip-Flop (Latch) Data Input Hold	0.0		0.0	0.0	0.0	0.0	0.0	0.0	ns		
t _{SUENA}	Flip-Flop (Latch) Enable Set-Up	0.7		0.8	0.9	1.0	1.4			ns		
t _{HENA}	Flip-Flop (Latch) Enable Hold	0.0		0.0	0.0	0.0	0.0	0.0	0.0	ns		
t _{WCLKA}	Flip-Flop (Latch) Clock Active Pulse Width	3.4		3.8	4.3	5.0	7.1			ns		
t _{WASYN}	Flip-Flop (Latch) Asynchronous Pulse Width	4.5		5.0	5.6	6.6	9.2			ns		
t _A	Flip-Flop Clock Input Period	6.8		7.6	8.6	10.1	14.1			ns		
t _{INH}	Input Buffer Latch Hold	0.0		0.0	0.0	0.0	0.0	0.0	0.0	ns		
t _{INSU}	Input Buffer Latch Set-Up	0.5		0.5	0.6	0.7	1.0			ns		
t _{OUTH}	Output Buffer Latch Hold	0.0		0.0	0.0	0.0	0.0	0.0	0.0	ns		
t _{OUTSU}	Output Buffer Latch Set-Up	0.5		0.5	0.6	0.7	1.0			ns		
f _{MAX}	Flip-Flop (Latch) Clock Frequency	215		195	179	156	94	MHz				
Input Module Propagation Delays												
t _{INYH}	Pad-to-Y HIGH		1.1	1.2	1.3	1.6	2.2	ns				
t _{INYL}	Pad-to-Y LOW		0.8	0.9	1.0	1.2	1.7	ns				
t _{INGH}	G to Y HIGH		1.4	1.6	1.8	2.1	2.9	ns				
t _{INGL}	G to Y LOW		1.4	1.6	1.8	2.1	2.9	ns				
Input Module Predicted Routing Delays²												
t _{IRD1}	FO = 1 Routing Delay		1.8	2.0	2.3	2.7	4.0	ns				
t _{IRD2}	FO = 2 Routing Delay		2.1	2.3	2.6	3.1	4.3	ns				
t _{IRD3}	FO = 3 Routing Delay		2.3	2.6	3.0	3.5	4.9	ns				
t _{IRD4}	FO = 4 Routing Delay		2.6	3.0	3.3	3.9	5.4	ns				
t _{IRD8}	FO = 8 Routing Delay		3.6	4.0	4.6	5.4	7.5	ns				
Global Clock Network												
t _{CKH}	Input LOW to HIGH	FO = 32	2.6	2.9	3.3	3.9	5.4	ns				
		FO = 384	2.9	3.2	3.6	4.3	6.0	ns				
t _{CKL}	Input HIGH to LOW	FO = 32	3.8	4.2	4.8	5.6	7.8	ns				
		FO = 384	4.5	5.0	5.6	6.6	9.2	ns				
t _{PWH}	Minimum Pulse Width HIGH	FO = 32	3.2	3.5	4.0	4.7	6.6	ns				
		FO = 384	3.7	4.1	4.6	5.4	7.6	ns				

Table 42 • A42MX24 Timing Characteristics (Nominal 5.0 V Operation) (continued)(Worst-Case Commercial Conditions, $V_{CCA} = 4.75$ V, $T_J = 70^\circ\text{C}$)

Parameter / Description		-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed	
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.
Input Module Predicted Routing Delays²											
t_{IRD1}	FO = 1 Routing Delay		1.8		2.0		2.3		2.7		3.8 ns
t_{IRD2}	FO = 2 Routing Delay		2.1		2.3		2.6		3.1		4.3 ns
t_{IRD3}	FO = 3 Routing Delay		2.3		2.5		2.9		3.4		4.8 ns
t_{IRD4}	FO = 4 Routing Delay		2.5		2.8		3.2		3.7		5.2 ns
t_{IRD8}	FO = 8 Routing Delay		3.4		3.8		4.3		5.1		7.1 ns
Global Clock Network											
t_{CKH}	Input LOW to HIGH	FO = 32	2.6		2.9		3.3		3.9		5.4 ns
		FO = 486	2.9		3.2		3.6		4.3		5.9 ns
t_{CKL}	Input HIGH to LOW	FO = 32	3.7		4.1		4.6		5.4		7.6 ns
		FO = 486	4.3		4.7		5.4		6.3		8.8 ns
t_{PWH}	Minimum Pulse Width HIGH	FO = 32	2.2		2.4		2.7		3.2		4.5 ns
		FO = 486	2.4		2.6		3.0		3.5		4.9 ns
t_{PWL}	Minimum Pulse Width LOW	FO = 32	2.2		2.4		2.7		3.2		4.5 ns
		FO = 486	2.4		2.6		3.0		3.5		4.9 ns
t_{CKSW}	Maximum Skew	FO = 32	0.5		0.6		0.7		0.8		1.1 ns
		FO = 486	0.5		0.6		0.7		0.8		1.1 ns
t_{SUEXT}	Input Latch External Set-Up	FO = 32	0.0		0.0		0.0		0.0		ns
		FO = 486	0.0		0.0		0.0		0.0		ns
t_{HEXT}	Input Latch External Hold	FO = 32	2.8		3.1		3.5		4.1		5.7 ns
		FO = 486	3.3		3.7		4.2		4.9		6.9 ns
t_P	Minimum Period ($1/f_{MAX}$)	FO = 32	4.7		5.2		5.7		6.5		10.9 ns
		FO = 486	5.1		5.7		6.2		7.1		11.9 ns

Table 43 • A42MX24 Timing Characteristics (Nominal 3.3 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 3.0 V, TJ = 70°C)

Parameter / Description		-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed	
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.
Logic Module Sequential Timing^{3,4}											
t _{CO}	Flip-Flop Clock-to-Output		2.1		2.0		2.3		2.7		3.7 ns
t _{GO}	Latch Gate-to-Output		3.4		1.9		2.1		2.5		3.4 ns
t _{SUD}	Flip-Flop (Latch) Set-Up Time	0.4		0.5		0.6		0.7		0.9	ns
t _{HD}	Flip-Flop (Latch) Hold Time	0.0		0.0		0.0		0.0		0.0	ns
t _{RO}	Flip-Flop (Latch) Reset-to-Output		2.0		2.2		2.5		2.9		4.1 ns
t _{SUENA}	Flip-Flop (Latch) Enable Set-Up	0.6		0.6		0.7		0.8		1.2	ns
t _{HENA}	Flip-Flop (Latch) Enable Hold	0.0		0.0		0.0		0.0		0.0	ns
t _{WCLKA}	Flip-Flop (Latch) Clock Active Pulse Width		4.6		5.2		5.8		6.9		9.6 ns
t _{WASYN}	Flip-Flop (Latch) Asynchronous Pulse Width		6.1		6.8		7.7		9.0		12.6 ns
Input Module Propagation Delays											
t _{INPY}	Input Data Pad-to-Y		1.4		1.6		1.8		2.2		3.0 ns
t _{INGO}	Input Latch Gate-to-Output		1.8		1.9		2.2		2.6		3.6 ns
t _{INH}	Input Latch Hold	0.0		0.0		0.0		0.0		0.0	ns
t _{INSU}	Input Latch Set-Up	0.7		0.7		0.8		1.0		1.4	ns
t _{ILA}	Latch Active Pulse Width		6.5		7.3		8.2		9.7		13.5 ns

Table 43 • A42MX24 Timing Characteristics (Nominal 3.3 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 3.0 V, TJ = 70°C)

Parameter / Description		-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed	
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.
TTL Output Module Timing⁵ (continued)											
t _{LH}	I/O Latch Output Hold	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	ns	
t _{LCO}	I/O Latch Clock-to-Out (Pad-to-Pad) 32 I/O		7.7	8.5	9.6		11.3		15.9	ns	
t _{ACO}	Array Latch Clock-to-Out (Pad-to-Pad) 32 I/O		14.8	16.5	18.7		22.0		30.8	ns	
d _{TLH}	Capacitive Loading, LOW to HIGH	0.05	0.05	0.06	0.07		0.10	ns/pF			
d _{THL}	Capacitive Loading, HIGH to LOW	0.04	0.04	0.05	0.06		0.08	ns/pF			
CMOS Output Module Timing⁵											
t _{DLH}	Data-to-Pad HIGH	4.8	5.3	5.5	6.4		9.0	ns			
t _{DHL}	Data-to-Pad LOW	3.5	3.9	4.1	4.9		6.8	ns			
t _{ENZH}	Enable Pad Z to HIGH	3.6	4.0	4.5	5.3		7.4	ns			
t _{ENZL}	Enable Pad Z to LOW	3.4	4.0	5.0	5.8		8.2	ns			
t _{ENHZ}	Enable Pad HIGH to Z	7.2	8.0	9.0	10.7		14.9	ns			
t _{ENLZ}	Enable Pad LOW to Z	6.7	7.5	8.5	9.9		13.9	ns			
t _{GLH}	G-to-Pad HIGH	6.8	7.6	8.6	10.1		14.2	ns			
t _{GHL}	G-to-Pad LOW	6.8	7.6	8.6	10.1		14.2	ns			
t _{LSU}	I/O Latch Set-Up	0.7	0.7	0.8	1.0		1.4	ns			
t _{LH}	I/O Latch Hold	0.0	0.0	0.0	0.0		0.0	ns			
t _{LCO}	I/O Latch Clock-to-Out (Pad-to-Pad) 32 I/O		7.7	8.5	9.6		11.3		15.9	ns	
t _{ACO}	Array Latch Clock-to-Out (Pad-to-Pad) 32 I/O		14.8	16.5	18.7		22.0		30.8	ns	
d _{TLH}	Capacitive Loading, LOW to HIGH	0.05	0.05	0.06	0.07		0.10	ns/pF			
d _{THL}	Capacitive Loading, HIGH to LOW	0.04	0.04	0.05	0.06		0.08	ns/pF			
t _{HEXT}	Input Latch External Hold	FO = 32 FO = 486	3.9 4.6	4.3 5.2	4.9 5.8		5.7 6.9	8.1 9.6	ns ns		
t _P	Minimum Period (1/f _{MAX})	FO = 32 FO = 486	7.8 8.6	8.7 9.5	9.5 10.4		10.8 11.9	18.2 19.9	ns ns		

- For dual-module macros, use t_{PD1} + t_{RD1} + t_{PDn}, t_{CO} + t_{RD1} + t_{PDn}, or t_{PD1} + t_{RD1} + t_{SUP}, whichever is appropriate.
- Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.
- Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the Timer utility.
- Set-up and hold timing parameters for the Input Buffer Latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the G input subtracts (adds) to the internal setup (hold) time.
- Delays based on 35 pF loading.

Table 50 • PQ 100

PQ100	Pin Number	A40MX02 Function	A40MX04 Function	A42MX09 Function	A42MX16 Function
19	VCC	V _{CC}		I/O	I/O
20	I/O	I/O		I/O	I/O
21	I/O	I/O		I/O	I/O
22	I/O	I/O	GND		GND
23	I/O	I/O		I/O	I/O
24	I/O	I/O		I/O	I/O
25	I/O	I/O		I/O	I/O
26	I/O	I/O		I/O	I/O
27	NC	NC		I/O	I/O
28	NC	NC		I/O	I/O
29	NC	NC		I/O	I/O
30	NC	NC		I/O	I/O
31	NC	I/O		I/O	I/O
32	NC	I/O		I/O	I/O
33	NC	I/O		I/O	I/O
34	I/O	I/O	GND		GND
35	I/O	I/O		I/O	I/O
36	GND	GND		I/O	I/O
37	GND	GND		I/O	I/O
38	I/O	I/O		I/O	I/O
39	I/O	I/O		I/O	I/O
40	I/O	I/O	VCCA		VCCA
41	I/O	I/O		I/O	I/O
42	I/O	I/O		I/O	I/O
43	VCC	VCC		I/O	I/O
44	VCC	VCC		I/O	I/O
45	I/O	I/O		I/O	I/O
46	I/O	I/O	GND		GND
47	I/O	I/O		I/O	I/O
48	NC	I/O		I/O	I/O
49	NC	I/O		I/O	I/O
50	NC	I/O		I/O	I/O
51	NC	NC		I/O	I/O
52	NC	NC	SDO, I/O		SDO, I/O
53	NC	NC		I/O	I/O
54	NC	NC		I/O	I/O
55	NC	NC		I/O	I/O

Table 50 • PQ 100


PQ100				
Pin Number	A40MX02 Function	A40MX04 Function	A42MX09 Function	A42MX16 Function
93	VCC	VCC	I/O	I/O
94	VCC	VCC	PRB, I/O	PRB, I/O
95	NC	I/O	I/O	I/O
96	NC	I/O	GND	GND
97	NC	I/O	I/O	I/O
98	SDI, I/O	SDI, I/O	I/O	I/O
99	DCLK, I/O	DCLK, I/O	I/O	I/O
100	PRA, I/O	PRA, I/O	I/O	I/O

Table 53 • PQ208

PQ208	Pin Number	A42MX16 Function	A42MX24 Function	A42MX36 Function
	169	I/O	WD, I/O	WD, I/O
	170	I/O	I/O	I/O
	171	NC	I/O	QCLKD, I/O
	172	I/O	I/O	I/O
	173	I/O	I/O	I/O
	174	I/O	I/O	I/O
	175	I/O	I/O	I/O
	176	I/O	WD, I/O	WD, I/O
	177	I/O	WD, I/O	WD, I/O
	178	PRA, I/O	PRA, I/O	PRA, I/O
	179	I/O	I/O	I/O
	180	CLKA, I/O	CLKA, I/O	CLKA, I/O
	181	NC	I/O	I/O
	182	NC	VCCI	VCCI
	183	VCCA	VCCA	VCCA
	184	GND	GND	GND
	185	I/O	I/O	I/O
	186	CLKB, I/O	CLKB, I/O	CLKB, I/O
	187	I/O	I/O	I/O
	188	PRB, I/O	PRB, I/O	PRB, I/O
	189	I/O	I/O	I/O
	190	I/O	WD, I/O	WD, I/O
	191	I/O	WD, I/O	WD, I/O
	192	I/O	I/O	I/O
	193	NC	I/O	I/O
	194	NC	WD, I/O	WD, I/O
	195	NC	WD, I/O	WD, I/O
	196	I/O	I/O	QCLKC, I/O
	197	NC	I/O	I/O
	198	I/O	I/O	I/O
	199	I/O	I/O	I/O
	200	I/O	I/O	I/O
	201	NC	I/O	I/O
	202	VCCI	VCCI	VCCI
	203	I/O	WD, I/O	WD, I/O
	204	I/O	WD, I/O	WD, I/O
	205	I/O	I/O	I/O

Table 59 • CQ256

CQ256	
Pin Number	A42MX36 Function
244	WD, I/O
245	I/O
246	I/O
247	I/O
248	VCCI
249	I/O
250	WD, I/O
251	WD, I/O
252	I/O
253	SDI, I/O
254	I/O
255	GND
256	NC

Figure 51 • BG272**Table 60 • BG272**

BG272	
Pin Number	A42MX36 Function
A1	GND
A2	GND
A3	I/O
A4	WD, I/O
A5	I/O

Table 60 • BG272

BG272	
Pin Number	A42MX36 Function
M10	GND
M11	GND
M12	GND
M17	I/O
M18	I/O
M19	I/O
M20	I/O
N1	I/O
N2	I/O
N3	I/O
N4	VCCI
N17	VCCI
N18	I/O
N19	I/O
N20	I/O
P1	I/O
P2	I/O
P3	I/O
P4	VCCA
P17	I/O
P18	I/O
P19	I/O
P20	I/O
R1	I/O
R2	I/O
R3	I/O
R4	VCCI
R17	VCCI
R18	I/O
R19	I/O
R20	I/O
T1	I/O
T2	I/O
T3	I/O
T4	I/O
T17	VCCA
T18	I/O

Table 61 • PG132

PG132	
Pin Number	A42MX09 Function
F2	I/O
F1	I/O
G1	I/O
G4	VSV
H1	I/O
H2	I/O
H3	I/O
H4	I/O
J1	I/O
K1	I/O
L1	I/O
K2	I/O
M1	I/O
K3	I/O
L2	I/O
N1	I/O
L3	BININ
M2	BINOUT
N2	I/O
M3	I/O
L4	I/O
N3	I/O
M4	I/O
N4	I/O
M5	I/O
K6	I/O
N5	I/O
N6	I/O
L6	I/O
M6	I/O
M7	I/O
N7	I/O
N8	I/O
M8	I/O
L8	I/O
K8	I/O
N9	I/O

Table 62 • CQ172

60	I/O
61	I/O
62	I/O
63	I/O
64	I/O
65	GND
66	VCC
67	I/O
68	I/O
69	I/O
70	I/O
71	I/O
72	I/O
73	I/O
74	I/O
75	GND
76	I/O
77	I/O
78	I/O
79	I/O
80	VCCI
81	I/O
82	I/O
83	I/O
84	I/O
85	SDO
86	I/O
87	I/O
88	I/O
89	I/O
90	I/O
91	I/O
92	I/O
93	I/O
94	I/O
95	I/O
96	I/O
97	I/O
98	GND