



Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	-
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	57
Number of Gates	3000
Voltage - Supply	3V ~ 3.6V, 4.5V ~ 5.5V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 125°C (TA)
Package / Case	100-BQFP
Supplier Device Package	100-PQFP (20x14)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/a40mx02-pq100a

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1 Revision History

The revision history describes the changes that were implemented in the document. The changes are listed by revision, starting with the most current publication.

1.1 Revision 15.0

The following is a summary of the changes in revision 15.0 of this document.

- Table 15, page 21 is edited to add the footnote, VIH(Min) is 2.4V for A42MX36 family. This applies only to VCCI of 5V and is not applicable to VCCI of 3.3V
- Table 22, page 25 is edited to add the footnote, VIH(Min) is 2.4V for A42MX36 family. This applies only to VCCI of 5V and is not applicable to VCCI of 3.3V
- Table 23, page 25 is edited to add the footnote, VIH(Min) is 2.4V for A42MX36 family. This applies only to VCCI of 5V and is not applicable to VCCI of 3.3V

1.2 Revision 14.0

The following is a summary of the changes in revision 14.0 of this document.

- Added CQFP package information for A42MX16 device in Product Profile, page 1 and Ceramic Device Resources, page 4 (SAR 79522).
- Added Military (M) and MIL-STD-883 Class B (B) grades for CPGA 132 Package and added Commercial (C), Military (M), and MIL-STD-883 Class B (B) grades for CQFP 172 Package in Temperature Grade Offerings, page 5 (SAR 79519)
- Changed Silicon Sculptor II to Silicon Sculptor in Programming, page 12 (SAR 38754)
- Added Figure 53, page 158 CQ172 package (SAR 79522).

1.3 **Revision 13.0**

The following is a summary of the changes in revision 13.0 of this document.

- Added Figure 42, page 97 PQ144 Package for A42MX09 device (SAR 69776)
- Added Figure 52, page 153 PQ132 Package for A42MX09 device (SAR 69776)

1.4 Revision 12.0

The following is a summary of the changes in revision 12.0 of this document.

- Added information on power-up behavior for A42MX24 and A42MX36 devices to the Power Supply, page 13 (SAR 42096
- Corrected the inadvertent mistake in the naming of the PL68 pin assignment table (SARs 48999, 49793)

1.5 Revision 11.0

The following is a summary of the changes in revision 11.0 of this document.

- The FuseLock logo and accompanying text was removed from the User Security, page 12. This
 marking is no longer used on Microsemi devices (PCN 0915)
- The Development Tool Support, page 19 was updated (SAR 38512)

1.6 **Revision 10.0**

The following is a summary of the changes in revision 10.0 of this document.

- Ordering Information, page 3 was updated to include lead-free package ordering codes (SAR 21968)
- The User Security, page 12 was revised to clarify that although no existing security measures can give an absolute guarantee, Microsemi FPGAs implement the best security available in the industry (SAR 34673)

2.6 Temperature Grade Offerings

Table 4 • Temperature Grade Offerings

Package	A40MX02	A40MX04	A42MX09	A42MX16	A42MX24	A42MX36
PLCC 44	C, I, M	C, I, M				
PLCC 68	C, I, A, M	C, I, M				
PLCC 84		C, I, A, M	C, I, A, M	C, I, M	C, I, M	
PQFP 100	C, I, A, M	C, I, A, M	C, I, A, M	C, I, M		
PQFP 144			С			
PQFP 160			C, I, A, M	C, I, M	C, I, A, M	
PQFP 208				C, I, A, M	C, I, A, M	C, I, A, M
PQFP 240						C, I, A, M
VQFP 80	C, I, A, M	C, I, A, M				
VQFP 100			C, I, A, M	C, I, A, M		
TQFP 176			C, I, A, M	C, I, A, M	C, I, A, M	
PBGA 272						C, I, M
CQFP 172				C, M, B		
CQFP 208						C, M, B
CQFP 256						C, M, B
CPGA 132			C, M, B			

Note: C = Commercial I = Industrial

A = Automotive M = Military

B = MIL-STD-883 Class B

2.7 Speed Grade Offerings


Table 5 • Speed Grade Offerings

	– F	Std	-1	-2	-3
С	Р	Р	Р	Р	Р
I		Р	Р	Р	P
A		Р			
М		Р	Р		
В		Р	Р		

Note: See the 40MX and 42MX Automotive Family FPGAs datasheet for details on automotive-grade MX offerings.


Contact your local Microsemi Sales representative for device availability.

Figure 2 • 42MX C-Module Implementation




The 42MX devices contain three types of logic modules: combinatorial (C-modules), sequential (S-modules) and decode (D-modules). The following figure illustrates the combinatorial logic module. The S-module, shown in Figure 4, page 8, implements the same combinatorial logic function as the C-module while adding a sequential element. The sequential element can be configured as either a D-flip-flop or a transparent latch. The S-module register can be bypassed so that it implements purely combinatorial logic.

Figure 3 • 42MX C-Module Implementation




Designer software development tools provide a design library of I/O macro functions that can implement all I/O configurations supported by the MX FPGAs.

Figure 10 • 42MX I/O Module



Note: *Can be configured as a Latch or D Flip-Flop (Using C-Module)

Figure 11 • PCI Output Structure of A42MX24 and A42MX36 Devices



3.3 Other Architectural Features

The following sections cover other architectural features of 40MX and 42MX FPGAs.

3.3.1 Performance

MX devices can operate with internal clock frequencies of 250 MHz, enabling fast execution of complex logic functions. MX devices are live on power-up and do not require auxiliary configuration devices and thus are an optimal platform to integrate the functionality contained in multiple programmable logic devices. In addition, designs that previously would have required a gate array to meet performance can be integrated into an MX device with improvements in cost and time-to-market. Using timing-driven place-and-route (TDPR) tools, designers can achieve highly deterministic device performance.

3.3.2 User Security

Microsemi FuseLock provides robust security against design theft. Special security fuses are hidden in the fabric of the device and protect against unauthorized users attempting to access the programming and/or probe interfaces. It is virtually impossible to identify or bypass these fuses without damaging the device, making Microsemi antifuse FPGAs protected with the highest level of security available from both invasive and noninvasive attacks.

Special security fuses in 40MX devices include the Probe Fuse and Program Fuse. The former disables the probing circuitry while the latter prohibits further programming of all fuses, including the Probe Fuse. In 42MX devices, there is the Security Fuse which, when programmed, both disables the probing circuitry and prohibits further programming of the device.

3.3.3 Programming

Device programming is supported through the Silicon Sculptor series of programmers. Silicon Sculptor is a compact, robust, single-site and multi-site device programmer for the PC. With standalone software, Silicon Sculptor is designed to allow concurrent programming of multiple units from the same PC.




Figure 33 • 42MX SRAM Asynchronous Read Operation—Type 2 (Write Address Controlled)

3.10.7 Predictable Performance: Tight Delay Distributions

Propagation delay between logic modules depends on the resistive and capacitive loading of the routing tracks, the interconnect elements, and the module inputs being driven. Propagation delay increases as the length of routing tracks, the number of interconnect elements, or the number of inputs increases.

From a design perspective, the propagation delay can be statistically correlated or modeled by the fanout (number of loads) driven by a module. Higher fanout usually requires some paths to have longer routing tracks.

The MX FPGAs deliver a tight fanout delay distribution, which is achieved in two ways: by decreasing the delay of the interconnect elements and by decreasing the number of interconnect elements per path.

Microsemi's patented antifuse offers a very low resistive/capacitive interconnect. The antifuses, fabricated in 0.45 μ m lithography, offer nominal levels of 100 Ω resistance and 7.0 fF capacitance per antifuse.

MX fanout distribution is also tight due to the low number of antifuses required for each interconnect path. The proprietary architecture limits the number of antifuses per path to a maximum of four, with 90 percent of interconnects using only two antifuses.

3.11 Timing Characteristics

Device timing characteristics fall into three categories: family-dependent, device-dependent, and design-dependent. The input and output buffer characteristics are common to all MX devices. Internal routing delays are device-dependent; actual delays are not determined until after place-and-route of the user's design is complete. Delay values may then be determined by using the Designer software utility or by performing simulation with post-layout delays.

3.11.1 Critical Nets and Typical Nets

Propagation delays are expressed only for typical nets, which are used for initial design performance evaluation. Critical net delays can then be applied to the most timing critical paths. Critical nets are determined by net property assignment in Microsemi's Designer software prior to placement and routing. Up to 6% of the nets in a design may be designated as critical.

3.11.2 Long Tracks

Some nets in the design use long tracks, which are special routing resources that span multiple rows, columns, or modules. Long tracks employ three and sometimes four antifuse connections, which increase capacitance and resistance, resulting in longer net delays for macros connected to long tracks. Typically, up to 6 percent of nets in a fully utilized device require long tracks. Long tracks add

Table 34 • A40MX02 Timing Characteristics (Nominal 5.0 V Operation) (continued) (Worst-Case Commercial Conditions, VCC = 4.75 V, T_J = 70°C)

		-3 Sp	peed	–2 Sp	eed	-1 Sp	eed	Std S	peed	−F Sp	eed	
Parame	eter / Description	Min.	Max.	Units								
TTL O	utput Module Timing ⁴											
t _{DLH}	Data-to-Pad HIGH		3.3		3.8		4.3		5.1		7.2	ns
t _{DHL}	Data-to-Pad LOW		4.0		4.6		5.2		6.1		8.6	ns
t _{ENZH}	Enable Pad Z to HIGH		3.7		4.3		4.9		5.8		8.0	ns
t _{ENZL}	Enable Pad Z to LOW		4.7		5.4		6.1		7.2		10.1	ns
t _{ENHZ}	Enable Pad HIGH to Z		7.9		9.1		10.4		12.2		17.1	ns
t _{ENLZ}	Enable Pad LOW to Z		5.9		6.8		7.7		9.0		12.6	ns
d _{TLH}	Delta LOW to HIGH		0.02		0.02		0.03		0.03		0.04	ns/pF
d _{THL}	Delta HIGH to LOW		0.03		0.03		0.03		0.04		0.06	ns/pF
CMOS	Output Module Timing ⁴											
t _{DLH}	Data-to-Pad HIGH		3.9		4.5		5.1		6.05		8.5	ns
t _{DHL}	Data-to-Pad LOW		3.4		3.9		4.4		5.2		7.3	ns
t _{ENZH}	Enable Pad Z to HIGH		3.4		3.9		4.4		5.2		7.3	ns
t _{ENZL}	Enable Pad Z to LOW		4.9		5.6		6.4		7.5		10.5	ns
t _{ENHZ}	Enable Pad HIGH to Z		7.9		9.1		10.4		12.2		17.0	ns
t _{ENLZ}	Enable Pad LOW to Z		5.9		6.8		7.7		9.0		12.6	ns
d _{TLH}	Delta LOW to HIGH		0.03		0.04		0.04		0.05		0.07	ns/pF
d _{THL}	Delta HIGH to LOW		0.02		0.02		0.03		0.03		0.04	ns/pF

^{1.} Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance

Table 35 • A40MX02 Timing Characteristics (Nominal 3.3 V Operation) (Worst-Case Commercial Conditions, VCC = 3.0 V, T_J = 70°C)

		-3 Sp	peed	-2 Sp	peed	-1 Sp	peed	Std S	Speed	−F S	peed	
Parame	eter / Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
Logic N	Module Propagation Delays											
t _{PD1}	Single Module		1.7		2.0		2.3		2.7		3.7	ns
t _{PD2}	Dual-Module Macros		3.7		4.3		4.9		5.7		8.0	ns
t _{CO}	Sequential Clock-to-Q		1.7		2.0		2.3		2.7		3.7	ns
t _{GO}	Latch G-to-Q		1.7		2.0		2.3		2.7		3.7	ns
t _{RS}	Flip-Flop (Latch) Reset-to-Q		1.7		2.0		2.3		2.7		3.7	ns
Logic N	Module Predicted Routing Delays	s ¹										

^{2.} Set-up times assume fanout of 3. Further testing information can be obtained from the Timer utility

^{3.} The hold time for the DFME1A macro may be greater than 0 ns. Use the Timer tool from the Designer software to check the hold time for this macro.

^{4.} Delays based on 35pF loading

Table 36 • A40MX04 Timing Characteristics (Nominal 5.0 V Operation) (continued)(Worst-Case Commercial Conditions, VCC = 4.75 V, T_J = 70°C)

		−3 Sp	eed	–2 Sp	peed	-1 S _I	peed	Std S	Speed	−F S _I	peed	
Parame	eter / Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
CMOS	Output Module Timing ¹											
t _{DLH}	Data-to-Pad HIGH		3.9		4.5		5.1		6.05		8.5	ns
t _{DHL}	Data-to-Pad LOW		3.4		3.9		4.4		5.2		7.3	ns
t _{ENZH}	Enable Pad Z to HIGH		3.4		3.9		4.4		5.2		7.3	ns
t _{ENZL}	Enable Pad Z to LOW		4.9		5.6		6.4		7.5		10.5	ns
t _{ENHZ}	Enable Pad HIGH to Z		7.9		9.1		10.4		12.2		17.0	ns
t _{ENLZ}	Enable Pad LOW to Z		5.9		6.8		7.7		9.0		12.6	ns
d _{TLH}	Delta LOW to HIGH		0.03		0.04		0.04		0.05		0.07	ns/pF
d _{THL}	Delta HIGH to LOW		0.02		0.02		0.03		0.03		0.04	ns/pF

^{1.} Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

Table 37 • A40MX04 Timing Characteristics (Nominal 3.3 V Operation) (Worst-Case Commercial Conditions, VCC = 3.0 V, T_J = 70°C)

		-3 S	peed	-2 S	peed	-1 Sp	eed	Std S	Speed	−F S	peed	
Paramet	ter / Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
Logic M	odule Propagation Delays											
t _{PD1}	Single Module		1.7		2.0		2.3		2.7		3.7	ns
t _{PD2}	Dual-Module Macros		3.7		4.3		4.9		5.7		8.0	ns
t _{CO}	Sequential Clock-to-Q		1.7		2.0		2.3		2.7		3.7	ns
t _{GO}	Latch G-to-Q		1.7		2.0		2.3		2.7		3.7	ns
t _{RS}	Flip-Flop (Latch) Reset-to-Q		1.7		2.0		2.3		2.7		3.7	ns
Logic M	odule Predicted Routing Delays ¹											
t _{RD1}	FO = 1 Routing Delay		1.9		2.2		2.5		3.0		4.2	ns
t _{RD2}	FO = 2 Routing Delay		2.7		3.1		3.5		4.1		5.7	ns
t _{RD3}	FO = 3 Routing Delay		3.4		3.9		4.4		5.2		7.3	ns
t _{RD4}	FO = 4 Routing Delay		4.1		4.8		5.4		6.3		8.9	ns
t _{RD8}	FO = 8 Routing Delay		7.1		8.1		9.2		10.9		15.2	ns
Logic M	odule Sequential Timing ²											
t _{SUD}	Flip-Flop (Latch) Data Input Set-Up	4.3		5.0		5.6		6.6		9.2		ns
t _{HD} ³	Flip-Flop (Latch) Data Input Hold	0.0		0.0		0.0		0.0		0.0		ns
t _{SUENA}	Flip-Flop (Latch) Enable Set-Up	4.3		5.0		5.6		6.6		9.2		ns
t _{HENA}	Flip-Flop (Latch) Enable Hold	0.0		0.0		0.0		0.0		0.0		ns

^{2.} Set-up times assume fanout of 3. Further testing information can be obtained from the Timer utility

^{3.} The hold time for the DFME1A macro may be greater than 0 ns. Use the Timer utility from the Designer software to check the hold time for this macro.

^{4.} Delays based on 35 pF loading

Table 37 • A40MX04 Timing Characteristics (Nominal 3.3 V Operation) (continued)(Worst-Case Commercial Conditions, VCC = 3.0 V, T_J = 70°C)

-			-3 S _I	peed	-2 S	peed	-1 Sp	eed	Std S	Speed	−F S	peed	
Parame	eter / Description		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
Input M	odule Predicted Routir	ng Delays1											
t _{IRD1}	FO = 1 Routing Delay	1		2.9		3.3		3.8		4.5		6.3	ns
t _{IRD2}	FO = 2 Routing Delay	′		3.6		4.2		4.8		5.6		7.8	ns
t _{IRD3}	FO = 3 Routing Delay	1		4.4		5.0		5.7		6.7		9.4	ns
t _{IRD4}	FO = 4 Routing Delay	1		5.1		5.9		6.7		7.8		11.0	ns
t _{IRD8}	FO = 8 Routing Delay			8.0		9.3		10.5		12.4		17.2	ns
Global	Clock Network												
t _{CKH}	Input LOW to HIGH	FO = 16 FO = 128		6.4 6.4		7.4 7.4		8.4 8.4		9.9 9.9		13.8 13.8	ns
t _{CKL}	Input HIGH to LOW	FO = 16 FO = 128		6.8 6.8		7.8 7.8		8.9 8.9		10.4 10.4		14.6 14.6	ns
t _{PWH}	Minimum Pulse Width HIGH	FO = 16 FO = 128	3.1 3.3		3.6 3.8		4.1 4.3		4.8 5.1		6.7 7.1		ns
t _{PWL}	Minimum Pulse Width LOW	FO = 16 FO = 128	3.1 3.3		3.6 3.8		4.1 4.3		4.8 5.1		6.7 7.1		ns
t _{CKSW}	Maximum Skew	FO = 16 FO = 128		0.6 0.8		0.6 0.9		0.7 1.0		0.8 1.2		1.2 1.6	ns
t _P	Minimum Period	FO = 16 FO = 128	6.5 6.8		7.5 7.8		8.5 8.9		10.1 10.4		14.1 14.6		ns
f _{MAX}	Maximum Frequency	FO = 16 FO = 128		113 109		105 101		96 92		83 80		50 48	MHz
TTL Out	tput Module Timing ⁴												
t _{DLH}	Data-to-Pad HIGH			4.7		5.4		6.1		7.2		10.0	ns
t _{DHL}	Data-to-Pad LOW			5.6		6.4		7.3		8.6		12.0	ns
t _{ENZH}	Enable Pad Z to HIGI	1		5.2		6.0		6.9		8.1		11.3	ns
t _{ENZL}	Enable Pad Z to LOW	I		6.6		7.6		8.6		10.1		14.1	ns
t _{ENHZ}	Enable Pad HIGH to 2	Z		11.1		12.8		14.5		17.1		23.9	ns
t _{ENLZ}	Enable Pad LOW to 2	7_		8.2		9.5		10.7		12.6		17.7	ns
d _{TLH}	Delta LOW to HIGH			0.03		0.03		0.04		0.04		0.06	ns/pF
d _{THL}	Delta HIGH to LOW			0.04		0.04		0.05		0.06		0.08	ns/pF

Table 40 • A42MX16 Timing Characteristics (Nominal 5.0 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 4.75 V, T_J = 70°C)

		-3 Speed	-2 Speed	-1 Speed	Std Speed	-F Speed	
Parame	eter / Description	Min. Max.	Units				
TTL Ou	tput Module Timing ⁴						
t _{DLH}	Data-to-Pad HIGH	2.5	2.8	3.2	3.7	5.2	ns
t _{DHL}	Data-to-Pad LOW	3.0	3.3	3.7	4.4	6.1	ns
t _{ENZH}	Enable Pad Z to HIGH	2.7	3.0	3.4	4.0	5.6	ns
t _{ENZL}	Enable Pad Z to LOW	3.0	3.3	3.8	4.4	6.2	ns
t _{ENHZ}	Enable Pad HIGH to Z	5.4	6.0	6.8	8.0	11.2	ns
t _{ENLZ}	Enable Pad LOW to Z	5.0	5.6	6.3	7.4	10.4	ns
t _{GLH}	G-to-Pad HIGH	2.9	3.2	3.6	4.3	6.0	ns
t _{GHL}	G-to-Pad LOW	2.9	3.2	3.6	4.3	6.0	ns
t _{LCO}	I/O Latch Clock-to-Out (Pad-to-Pad), 64 Clock Loading	5.7	6.3	7.1	8.4	11.9	ns
t _{ACO}	Array Clock-to-Out (Pad-to-Pad), 64 Clock Loading	8.0	8.9	10.1	11.9	16.7	ns
d _{TLH}	Capacitive Loading, LOW to HIGH	0.03	0.03	0.03	0.04	0.06	ns/pF
d _{THL}	Capacitive Loading, HIGH to LOW	0.04	0.04	0.04	0.05	0.07	ns/pF

Table 43 • A42MX24 Timing Characteristics (Nominal 3.3 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 3.0 V, T_J = 70°C)

			−3 S	peed	-2 S _I	oeed	-1 S _I	peed	Std S	peed	−F S _I	peed	
Paramet	er / Description		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
Input Mo	dule Predicted Routing	Delays ²											
t _{IRD1}	FO = 1 Routing Delay			2.6		2.9		3.2		3.8		5.3	ns
t _{IRD2}	FO = 2 Routing Delay			2.9		3.2		3.6		4.3		6.0	ns
t _{IRD3}	FO = 3 Routing Delay			3.2		3.6		4.0		4.8		6.6	ns
t _{IRD4}	FO = 4 Routing Delay			3.5		3.9		4.4		5.2		7.3	ns
t _{IRD8}	FO = 8 Routing Delay			4.8		5.3		6.1		7.1		10.0	ns
Global C	lock Network												
t _{CKH}	Input LOW to HIGH	FO = 32		4.4		4.8		5.5		6.5		9.1	ns
		FO = 486		4.8		5.3		6.0		7.1		10.0	
t _{CKL}	Input HIGH to LOW	FO = 32 FO = 486		5.1 6.0		5.7 6.6		6.4 7.5		7.6 8.8		10.6 12.4	
t _{PWH}	Minimum Pulse Width HIGH	FO = 32 FO = 486	3.0 3.3		3.3 3.7		3.8 4.2		4.5 4.9		6.3 6.9		ns ns
t _{PWL}	Minimum Pulse Width LOW	FO = 32 FO = 486	3.0 3.3		3.4 3.7		3.8 4.2		4.5 4.9		6.3 6.9		ns ns
t _{CKSW}	Maximum Skew	FO = 32 FO = 486		0.8		0.8 0.8		1.0 1.0		1.1 1.1		1.6 1.6	ns ns
t _{SUEXT}	Input Latch External Set-Up	FO = 32 FO = 486	0.0		0.0		0.0		0.0		0.0		ns ns
TTL Out	put Module Timing ⁵												
t _{DLH}	Data-to-Pad HIGH			3.4		3.8		4.3		5.0		7.1	ns
t _{DHL}	Data-to-Pad LOW			4.0		4.4		5.0		5.9		8.3	ns
t _{ENZH}	Enable Pad Z to HIGH			3.6		4.0		4.5		5.3		7.4	ns
t _{ENZL}	Enable Pad Z to LOW			3.9		4.4		5.0		5.8		8.2	ns
t _{ENHZ}	Enable Pad HIGH to Z			7.2		8.0		9.1		10.7		14.9	ns
t _{ENLZ}	Enable Pad LOW to Z			6.7		7.5		8.5		9.9		13.9	ns
t _{GLH}	G-to-Pad HIGH			4.8		5.3		6.0		7.2		10.0	ns
t _{GHL}	G-to-Pad LOW			4.8		5.3		6.0		7.2		10.0	ns
t _{LSU}	I/O Latch Output Set-U	lp	0.7		0.7		8.0		1.0		1.4		ns

Table 45 • A42MX36 Timing Characteristics (Nominal 3.3 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 3.0 V, T_J = 70°C)

		-3 Sp	peed	-2 S	peed	-1 Sp	peed	Std S	Speed	−F S	peed	
Paramete	er / Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
Synchron	nous SRAM Operations (continue	ed)										
t _{ADH}	Address/Data Hold Time	0.0		0.0		0.0		0.0		0.0		ns
t _{RENSU}	Read Enable Set-Up	0.9		1.0		1.1		1.3		1.8		ns
t _{RENH}	Read Enable Hold	4.8		5.3		6.0		7.0		9.8		ns
t _{WENSU}	Write Enable Set-Up	3.8		4.2		4.8		5.6		7.8		ns
t _{WENH}	Write Enable Hold	0.0		0.0		0.0		0.0		0.0		ns
t _{BENS}	Block Enable Set-Up	3.9		4.3		4.9		5.7		8.0		ns
t _{BENH}	Block Enable Hold	0.0		0.0		0.0		0.0		0.0		ns
Asynchro	onous SRAM Operations											
t _{RPD}	Asynchronous Access Time		11.3		12.6		14.3		16.8		23.5	ns
t _{RDADV}	Read Address Valid	12.3		13.7		15.5		18.2		25.5		ns
t _{ADSU}	Address/Data Set-Up Time	2.3		2.5		2.8		3.4		4.8		ns
t _{ADH}	Address/Data Hold Time	0.0		0.0		0.0		0.0		0.0		ns
t _{RENSUA}	Read Enable Set-Up to Address Valid	0.9		1.0		1.1		1.3		1.8		ns
t _{RENHA}	Read Enable Hold	4.8		5.3		6.0		7.0		9.8		ns
t _{WENSU}	Write Enable Set-Up	3.8		4.2		4.8		5.6		7.8		ns
t _{WENH}	Write Enable Hold	0.0		0.0		0.0		0.0		0.0		ns
t _{DOH}	Data Out Hold Time		1.8		2.0		2.1		2.5		3.5	ns
Input Mo	dule Propagation Delays											
t _{INPY}	Input Data Pad-to-Y		1.4		1.6		1.8		2.1		3.0	ns
t _{INGO}	Input Latch Gate-to-Output		2.0		2.2		2.5		2.9		4.1	ns
t _{INH}	Input Latch Hold	0.0		0.0		0.0		0.0		0.0		ns
t _{INSU}	Input Latch Set-Up	0.7		0.7		0.8		1.0		1.4		ns
t _{ILA}	Latch Active Pulse Width	6.5		7.3		8.2		9.7		13.5		ns

Table 45 • A42MX36 Timing Characteristics (Nominal 3.3 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 3.0 V, T_J = 70°C)

			−3 S _I	peed	-2 S	peed	-1 S _I	peed	Std S	Speed	−F S	peed	
Paramet	ter / Description		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
Input Mo	odule Predicted Routing	g Delays ²											
t _{IRD1}	FO = 1 Routing Delay			2.8		3.1		3.5		4.1		5.7	ns
t _{IRD2}	FO = 2 Routing Delay			3.2		3.5		4.1		4.8		6.7	ns
t _{IRD3}	FO = 3 Routing Delay			3.7		4.1		4.7		5.5		7.7	ns
t _{IRD4}	FO = 4 Routing Delay			4.2		4.6		5.3		6.2		8.7	ns
t _{IRD8}	FO = 8 Routing Delay			6.1		6.8		7.7		9.0		12.6	ns
Global C	Clock Network												
t _{CKH}	Input LOW to HIGH	FO = 32 FO = 635		4.6 5.0		5.1 5.6		5.7 6.3		6.7 7.4		9.3 10.3	ns ns
t _{CKL}	Input HIGH to LOW	FO = 32 FO = 635		5.3 6.8		5.9 7.6		6.7 8.6		7.8 10.1		11.0 14.1	ns ns
t _{PWH}	Minimum Pulse Width HIGH	FO = 32 FO = 635	2.5 2.8		2.7 3.1		3.1 3.5		3.6 4.1		5.1 5.7		ns ns
t _{PWL}	Minimum Pulse Width LOW	FO = 32 FO = 635	2.5 2.8		2.7 3.1		3.1 3.5		3.6 4.1		5.1 5.7		ns ns
t _{CKSW}	Maximum Skew	FO = 32 FO = 635		1.0 1.0		1.2 1.2		1.3 1.3		1.5 1.5		2.2 2.2	ns ns
t _{SUEXT}	Input Latch External Set-Up	FO = 32 FO = 635	0.0		0.0		0.0		0.0		0.0		ns ns
t _{HEXT}	Input Latch External Hold	FO = 32 FO = 635	4.0 4.6		4.4 5.2		5.0 5.9		5.9 6.9		8.2 9.6		ns ns
t _P	Minimum Period (1/f _{MAX})	FO = 32 FO = 635	9.2 9.9		10.2 11.0		11.1 12.0		12.7 13.8		21.2 23.0		ns ns
f _{MAX}	Maximum Datapath Frequency	FO = 32 FO = 635		108 100		98 91		90 83		79 73		47 44	MHz MHz
TTL Out	put Module Timing ⁵												
t _{DLH}	Data-to-Pad HIGH			3.6		4.0		4.5		5.3		7.4	ns
t _{DHL}	Data-to-Pad LOW			4.2		4.6		5.2		6.2		8.6	ns
t _{ENZH}	Enable Pad Z to HIGH			3.7		4.2		4.7		5.5		7.7	ns
t _{ENZL}	Enable Pad Z to LOW			4.1		4.6		5.2		6.1		8.5	ns
t _{ENHZ}	Enable Pad HIGH to Z			7.34		8.2		9.3		10.9		15.3	ns
TTL Out	put Module Timing ⁵												
t _{ENLZ}	Enable Pad LOW to Z			6.9		7.6		8.7		10.2		14.3	ns
t _{GLH}	G-to-Pad HIGH			4.9		5.5		6.2		7.3		10.2	ns
t _{GHL}	G-to-Pad LOW			4.9		5.5		6.2		7.3		10.2	ns
t _{LSU}	I/O Latch Output Set-U	Jp	0.7		0.7		8.0		1.0		1.4		ns
t _{LH}	I/O Latch Output Hold		0.0		0.0		0.0		0.0		0.0		ns
t _{LCO}	I/O Latch Clock-to-Out (Pad-to-Pad) 32 I/O			7.9		8.8		10.0		11.8		16.5	ns

Table 45 • A42MX36 Timing Characteristics (Nominal 3.3 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 3.0 V, T_J = 70°C)

		-3 S _I	peed	-2 S	peed	-1 S _I	peed	Std S	Speed	-F S	peed	
Parameter / Description		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
t _{ACO}	Array Latch Clock-to-Out (Pad-to-Pad) 32 I/O		10.9		12.1		13.7		16.1		22.5	ns
d _{TLH}	Capacitive Loading, LOW to HIGH		0.10		0.11		0.12		0.14		0.20	ns/pF
d _{THL}	Capacitive Loading, HIGH to LOW		0.10		0.11		0.12		0.14		0.20	ns/pF
CMOS C	Output Module Timing ⁵											
t _{DLH}	Data-to-Pad HIGH		4.9		5.5		6.2		7.3		10.3	ns
t _{DHL}	Data-to-Pad LOW		3.4		3.8		4.3		5.1		7.1	ns
t _{ENZH}	Enable Pad Z to HIGH		3.7		4.1		4.7		5.5		7.7	ns
t _{ENZL}	Enable Pad Z to LOW		4.1		4.6		5.2		6.1		8.5	ns
t _{ENHZ}	Enable Pad HIGH to Z		7.4		8.2		9.3		10.9		15.3	ns
t _{ENLZ}	Enable Pad LOW to Z		6.9		7.6		8.7		10.2		14.3	ns
t _{GLH}	G-to-Pad HIGH		7.0		7.8		8.9		10.4		14.6	ns
t _{GHL}	G-to-Pad LOW		7.0		7.8		8.9		10.4		14.6	ns
t _{LSU}	I/O Latch Set-Up	0.7		0.7		8.0		1.0		1.4		ns
t _{LH}	I/O Latch Hold	0.0		0.0		0.0		0.0		0.0		ns
t _{LCO}	I/O Latch Clock-to-Out (Pad-to-Pad) 32 I/O		7.9		8.8		10.0		11.8		16.5	ns

For dual-module macros, use t_{PD1} + t_{RD1} + t_{PDn}, t_{CO} + t_{RD1} + t_{PDn}, or t_{PD1} + t_{RD1} + t_{SUD}, whichever is appropriate.

3.12 Pin Descriptions

This section lists the pin descriptions for 40MX and 42MX series FPGAs.

CLK/A/B, I/O Global Clock

Clock inputs for clock distribution networks. CLK is for 40MX while CLKA and CLKB are for 42MX devices. The clock input is buffered prior to clocking the logic modules. This pin can also be used as an I/O

DCLK, I/ODiagnostic Clock

Clock input for diagnostic probe and device programming. DCLK is active when the MODE pin is HIGH. This pin functions as an I/O when the MODE pin is LOW.

GND, Ground

Input LOW supply voltage.

I/O, Input/Output

Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.

^{3.} Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the Timer utility.

^{4.} Set-up and hold timing parameters for the Input Buffer Latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the G input subtracts (adds) to the internal setup (hold) time.

^{5.} Delays based on 35 pF loading.

Input, output, tristate or bidirectional buffer. Input and output levels are compatible with standard TTL and CMOS specifications. Unused I/Os pins are configured by the Designer software as shown in Table 46, page 84.

Table 46 • Configuration of Unused I/Os

Device	Configuration
A40MX02, A40MX04	Pulled LOW
A42MX09, A42MX16	Pulled LOW
A42MX24, A42MX36	Tristated

In all cases, it is recommended to tie all unused MX I/O pins to LOW on the board. This applies to all dual-purpose pins when configured as I/Os as well.

LP, Low Power Mode

Controls the low power mode of all 42MX devices. The device is placed in the low power mode by connecting the LP pin to logic HIGH. In low power mode, all I/Os are tristated, all input buffers are turned OFF, and the core of the device is turned OFF. To exit the low power mode, the LP pin must be set LOW. The device enters the low power mode 800 ns after the LP pin is driven to a logic HIGH. It will resume normal operation in 200 μ s after the LP pin is driven to a logic LOW.

MODE, Mode

Controls the use of multifunction pins (DCLK, PRA, PRB, SDI, TDO). The MODE pin is held HIGH to provide verification capability. The MODE pin should be terminated to GND through a $10k\Omega$ resistor so that the MODE pin can be pulled HIGH when required.

NC, No Connection

This pin is not connected to circuitry within the device. These pins can be driven to any voltage or can be left floating with no effect on the operation of the device.

PRA, I/O

PRB, I/OProbe A/B

The Probe pin is used to output data from any user-defined design node within the device. Each diagnostic pin can be used in conjunction with the other probe pin to allow real-time diagnostic output of any signal path within the device. The Probe pin can be used as a user-defined I/O when verification has been completed. The pin's probe capabilities can be permanently disabled to protect programmed design confidentiality. The Probe pin is accessible when the MODE pin is HIGH. This pin functions as an I/O when the MODE pin is LOW.

QCLKA/B/C/D, I/O Quadrant Clock

Quadrant clock inputs for A42MX36 devices. When not used as a register control signal, these pins can function as user I/Os.

SDI, I/OSerial Data Input

Serial data input for diagnostic probe and device programming. SDI is active when the MODE pin is HIGH. This pin functions as an I/O when the MODE pin is LOW.

SDO, I/OSerial Data Output

Serial data output for diagnostic probe and device programming. SDO is active when the MODE pin is HIGH. This pin functions as an I/O when the MODE pin is LOW. SDO is available for 42MX devices only.

When Silicon Explorer II is being used, SDO will act as an output while the "checksum" command is run. It will return to user I/O when "checksum" is complete.

TCK, I/O Test Clock

Table 48 • PL68

PL68		
Pin Number	A40MX02 Function	A40MX04 Function
24	I/O	I/O
25	VCC	VCC
26	I/O	I/O
27	I/O	I/O
28	I/O	I/O
29	I/O	I/O
30	I/O	I/O
31	I/O	I/O
32	GND	GND
33	I/O	I/O
34	I/O	I/O
35	I/O	I/O
36	I/O	I/O
37	I/O	I/O
38	VCC	VCC
39	I/O	I/O
40	I/O	I/O
41	I/O	I/O
42	I/O	I/O
43	I/O	I/O
44	I/O	I/O
45	I/O	I/O
46	I/O	I/O
47	I/O	I/O
48	I/O	I/O
49	GND	GND
50	I/O	I/O
51	I/O	I/O
52	CLK, I/O	CLK, I/O
53	I/O	I/O
54	MODE	MODE
55	VCC	VCC
56	SDI, I/O	SDI, I/O
57	DCLK, I/O	DCLK, I/O
58	PRA, I/O	PRA, I/O
59	PRB, I/O	PRB, I/O
60	I/O	I/O

Table 53 • PQ208

PQ208					
Pin Number	A42MX16 Function	A42MX24 Function	A42MX36 Function		
21	I/O	I/O	I/O		
22	GND	GND	GND		
23	I/O	I/O	I/O		
24	I/O	I/O	I/O		
25	I/O	I/O	I/O		
26	I/O	I/O	I/O		
27	GND	GND	GND		
28	VCCI	VCCI	VCCI		
29	VCCA	VCCA	VCCA		
30	I/O	I/O	I/O		
31	I/O	I/O	I/O		
32	VCCA	VCCA	VCCA		
33	I/O	I/O	I/O		
34	I/O	I/O	I/O		
35	I/O	I/O	I/O		
36	I/O	I/O	I/O		
37	I/O	I/O	I/O		
38	I/O	I/O	I/O		
39	I/O	I/O	I/O		
40	I/O	I/O	I/O		
41	NC	I/O	I/O		
42	NC	I/O	I/O		
43	NC	I/O	I/O		
44	I/O	I/O	I/O		
45	I/O	I/O	I/O		
46	I/O	I/O	I/O		
47	I/O	I/O	I/O		
48	I/O	I/O	I/O		
49	I/O	I/O	I/O		
50	NC	I/O	I/O		
51	NC	I/O	I/O		
52	GND	GND	GND		
53	GND	GND	GND		
54	I/O	TMS, I/O	TMS, I/O		
55	I/O	TDI, I/O	TDI, I/O		
56	I/O	I/O	I/O		
57	I/O	WD, I/O	WD, I/O		

Table 56 • VQ100

VQ100		
Pin Number	A42MX09 Function	A42MX16 Function
57	I/O	I/O
58	I/O	I/O
59	I/O	I/O
60	I/O	I/O
61	I/O	I/O
62	LP	LP
63	VCCA	VCCA
64	VCCI	VCCI
65	VCCA	VCCA
66	I/O	I/O
67	I/O	I/O
68	I/O	I/O
69	I/O	I/O
70	GND	GND
71	I/O	I/O
72	I/O	I/O
73	I/O	I/O
74	I/O	I/O
75	I/O	I/O
76	I/O	I/O
77	SDI, I/O	SDI, I/O
78	I/O	I/O
79	I/O	I/O
80	I/O	I/O
81	I/O	I/O
82	GND	GND
83	I/O	I/O
84	I/O	I/O
85	PRA, I/O	PRA, I/O
86	I/O	I/O
87	CLKA, I/O	CLKA, I/O
88	VCCA	VCCA
89	I/O	I/O
90	CLKB, I/O	CLKB, I/O
91	I/O	I/O
92	PRB, I/O	PRB, I/O

Table 56 • VQ100

VQ100				
Pin Number	A42MX09 Function	A42MX16 Function		
93	I/O	I/O		
94	GND	GND		
95	I/O	I/O		
96	I/O	I/O		
97	I/O	I/O		
98	I/O	I/O		
99	I/O	I/O		
100	DCLK, I/O	DCLK, I/O		

Figure 48 • TQ176




Table 57 • TQ176

TQ176					
Pin Number	A42MX09 Function	A42MX16 Function	A42MX24 Function		
1	GND	GND	GND		
2	MODE	MODE	MODE		
3	I/O	I/O	I/O		
4	I/O	I/O	I/O		
5	I/O	I/O	I/O		
6	I/O	I/O	I/O		
7	I/O	I/O	I/O		
8	NC	NC	I/O		
9	I/O	I/O	I/O		

Table 61 • PG132

PG132	
Pin Number	A42MX09 Function
G12	VSV
F13	I/O
F12	I/O
F11	I/O
F10	I/O
E13	I/O
D13	I/O
D12	I/O
C13	I/O
B13	I/O
D11	I/O
C12	I/O
A13	I/O
C11	I/O
B12	SDI
B11	I/O
C10	I/O
A12	I/O
A11	I/O
B10	I/O
D8	I/O
A10	I/O
C8	I/O
A9	I/O
B8	PRBA
A8	I/O
B7	CLKA
A7	I/O
B6	CLKB
A6	I/O
C6	PRBB
A5	I/O
D6	I/O
A4	I/O
B4	I/O
A3	I/O
C4	I/O

Table 62 • CQ172

99	I/O
100	I/O
101	I/O
102	I/O
103	GND
104	I/O
105	I/O
106	VKS
107	VPP
108	GND
109	VCCI
110	VSV
111	I/O
112	I/O
113	VCC
114	I/O
115	I/O
116	I/O
117	I/O
118	GND
119	I/O
120	I/O
121	I/O
122	I/O
123	GNDI
124	I/O
125	I/O
126	I/O
127	I/O
128	I/O
129	I/O
130	I/O
131	SDI
132	I/O
133	I/O
134	I/O
135	I/O
136	VCCI
137	I/O
·	