



Welcome to [E·XFL.COM](https://www.e-xfl.com)

### Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

|                                |                                                                                                                                                               |
|--------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status                 | Obsolete                                                                                                                                                      |
| Number of LABs/CLBs            | -                                                                                                                                                             |
| Number of Logic Elements/Cells | -                                                                                                                                                             |
| Total RAM Bits                 | -                                                                                                                                                             |
| Number of I/O                  | 57                                                                                                                                                            |
| Number of Gates                | 3000                                                                                                                                                          |
| Voltage - Supply               | 3V ~ 3.6V, 4.5V ~ 5.5V                                                                                                                                        |
| Mounting Type                  | Surface Mount                                                                                                                                                 |
| Operating Temperature          | -55°C ~ 125°C (TC)                                                                                                                                            |
| Package / Case                 | 80-TQFP                                                                                                                                                       |
| Supplier Device Package        | 80-VQFP (14x14)                                                                                                                                               |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/microchip-technology/a40mx02-vq80m">https://www.e-xfl.com/product-detail/microchip-technology/a40mx02-vq80m</a> |

|          |                                                |     |
|----------|------------------------------------------------|-----|
|          | VCCA = 3.0 V, T <sub>J</sub> = 70°C) . . . . . | 79  |
| Table 46 | Configuration of Unused I/Os . . . . .         | 84  |
| Table 47 | PL44 . . . . .                                 | 86  |
| Table 48 | PL68 . . . . .                                 | 88  |
| Table 49 | PL84 . . . . .                                 | 90  |
| Table 50 | PQ 100 . . . . .                               | 93  |
| Table 51 | PQ144 . . . . .                                | 97  |
| Table 52 | PQ160 . . . . .                                | 102 |
| Table 53 | PQ208 . . . . .                                | 107 |
| Table 54 | PQ240 . . . . .                                | 113 |
| Table 55 | VQ80 . . . . .                                 | 120 |
| Table 56 | VQ100 . . . . .                                | 123 |
| Table 57 | TQ176 . . . . .                                | 126 |
| Table 58 | CQ208 . . . . .                                | 132 |
| Table 59 | CQ256 . . . . .                                | 138 |
| Table 60 | BG272 . . . . .                                | 145 |
| Table 61 | PG132 . . . . .                                | 153 |
| Table 62 | CQ172 . . . . .                                | 158 |

- The Transient Current, page 13 is new (SAR 36930).
- Package names were revised according to standards established in *Package Mechanical Drawings* (SAR 34774)

## 1.7 Revision 9.0

The following is a summary of the changes in revision 9.0 of this document

- In Table 20, page 23, the limits in VI were changed from -0.5 to  $V_{CCI} + 0.5$  to -0.5 to  $V_{CCA} + 0.5$
- In Table 22, page 25,  $V_{OH}$  was changed from 3.7 to 2.4 for the min in industrial and military.  $V_{IH}$  had  $V_{CCI}$  and that was changed to  $V_{CCA}$

## 1.8 Revision 6.0

The following is a summary of the changes in revision 6.0 of this document.

- The Ease of Integration, page 1 was updated
- The Temperature Grade Offerings, page 5 is new
- The Speed Grade Offerings, page 5 is new
- The General Description, page 6 was updated
- The MultiPlex I/O Modules, page 11 was updated
- The User Security, page 12 was updated
- Table 6, page 13 was updated
- The Power Dissipation, page 14 was updated.
- The Static Power Component, page 14 was updated
- The Equivalent Capacitance, page 15 was updated
- Figure 13, page 17 was updated
- Table 10, page 18 was updated.
- Figure 14, page 18 was updated.
- Table 11, page 19 was updated.

Silicon Sculptor programs devices independently to achieve the fastest programming times possible. After being programmed, each fuse is verified to insure that it has been programmed correctly. Furthermore, at the end of programming, there are integrity tests that are run to ensure no extra fuses have been programmed. Not only does it test fuses (both programmed and non-programmed), Silicon Sculptor also allows self-test to verify its own hardware extensively.

The procedure for programming an MX device using Silicon Sculptor is as follows:

1. Load the \*.AFM file
2. Select the device to be programmed
3. Begin programming

When the design is ready to go to production, Microsemi offers device volume-programming services either through distribution partners or via In-House Programming from the factory.

For more details on programming MX devices, see the *AC225: Programming Antifuse Devices* application note and the *Silicon Sculptor 3 Programmers User Guide*.

### 3.3.4 Power Supply

MX devices are designed to operate in both 5.0V and 3.3V environments. In particular, 42MX devices can operate in mixed 5.0 V/3.3 V systems. The following table describes the voltage support of MX devices.

**Table 6 • Voltage Support of MX Devices**

| Device | VCC   | VCCA  | VCCI  | Maximum Input Tolerance | Nominal Output Voltage |
|--------|-------|-------|-------|-------------------------|------------------------|
| 40MX   | 5.0 V | –     | –     | 5.5 V                   | 5.0 V                  |
|        | 3.3 V | –     | –     | 3.6 V                   | 3.3 V                  |
| 42MX   | –     | 5.0 V | 5.0 V | 5.5 V                   | 5.0 V                  |
|        | –     | 3.3 V | 3.3 V | 3.6 V                   | 3.3 V                  |
|        | –     | 5.0 V | 3.3 V | 5.5 V                   | 3.3 V                  |

For A42MX24 and A42MX36 devices the VCCA supply has to be monotonic during power up in order for the POR to issue reset to the JTAG state machine correctly. For more information, see the *AC291: 42MX Family Devices Power-Up Behavior*.

### 3.3.5 Power-Up/Down in Mixed-Voltage Mode

When powering up 42MX in mixed voltage mode (VCCA = 5.0 V and VCCI = 3.3 V), VCCA must be greater than or equal to VCCI throughout the power-up sequence. If VCCI exceeds VCCA during power-up, one of two things will happen:

- The input protection diode on the I/Os will be forward biased
- The I/Os will be at logical High

In either case, ICC rises to high levels. For power-down, any sequence with VCCA and VCCI can be implemented.

### 3.3.6 Transient Current


Due to the simultaneous random logic switching activity during power-up, a transient current may appear on the core supply (VCC). Customers must use a regulator for the VCC supply that can source a minimum of 100 mA for transient current during power-up. Failure to provide enough power can prevent the system from powering up properly and result in functional failure. However, there are no reliability concerns, since transient current is distributed across the die instead of confined to a localized spot.

Since the transient current is not due to I/O switching, its value and duration are independent of the VCCI.

### 3.10 Timing Models


The following figures show various timing models.

**Figure 17 • 40MX Timing Model\***




**Note:** Values are shown for 40MX –3 speed devices at 5.0 V worst-case commercial conditions.

**Figure 18 • 42MX Timing Model**



**Note:** 1. Input module predicted routing delay

**Note:** 2. Values are shown for A42MX09 –3 at 5.0 V worst-case commercial conditions.

**Figure 19 • 42MX Timing Model (Logic Functions Using Quadrant Clocks)**

**Note:** 1. Load-dependent

**Note:** 2. Values are shown for A42MX36 –3 at 5.0 V worst-case commercial conditions

approximately a 3 ns to a 6 ns delay, which is represented statistically in higher fanout (FO=8) routing delays in the data sheet specifications section, shown in Table 34, page 41.

### 3.11.3 Timing Derating

MX devices are manufactured with a CMOS process. Therefore, device performance varies according to temperature, voltage, and process changes. Minimum timing parameters reflect maximum operating voltage, minimum operating temperature and best-case processing. Maximum timing parameters reflect minimum operating voltage, maximum operating temperature and worst-case processing.


### 3.11.4 Temperature and Voltage Derating Factors

The following tables and figures show temperature and voltage derating factors for 40MX and 42MX FPGAs.

**Table 28 • 42MX Temperature and Voltage Derating Factors (Normalized to  $T_J = 25^\circ\text{C}$ ,  $V_{CCA} = 5.0\text{ V}$ )**

| 42MX Voltage | Temperature         |                     |                   |                    |                    |                    |                     |
|--------------|---------------------|---------------------|-------------------|--------------------|--------------------|--------------------|---------------------|
|              | $-55^\circ\text{C}$ | $-40^\circ\text{C}$ | $0^\circ\text{C}$ | $25^\circ\text{C}$ | $70^\circ\text{C}$ | $85^\circ\text{C}$ | $125^\circ\text{C}$ |
| 4.50         | 0.93                | 0.95                | 1.05              | 1.09               | 1.25               | 1.29               | 1.41                |
| 4.75         | 0.88                | 0.90                | 1.00              | 1.03               | 1.18               | 1.22               | 1.34                |
| 5.00         | 0.85                | 0.87                | 0.96              | 1.00               | 1.15               | 1.18               | 1.29                |
| 5.25         | 0.84                | 0.86                | 0.95              | 0.97               | 1.12               | 1.14               | 1.28                |
| 5.50         | 0.83                | 0.85                | 0.94              | 0.96               | 1.10               | 1.13               | 1.26                |

**Figure 34 • 42MX Junction Temperature and Voltage Derating Curves (Normalized to  $T_J = 25^\circ\text{C}$ ,  $V_{CCA} = 5.0\text{ V}$ )**



**Note:** This derating factor applies to all routing and propagation delays

**Table 29 • 40MX Temperature and Voltage Derating Factors (Normalized to  $T_J = 25^\circ\text{C}$ ,  $V_{CC} = 5.0\text{ V}$ )**

| 40MX Voltage | Temperature         |                     |                   |                    |                    |                    |                     |
|--------------|---------------------|---------------------|-------------------|--------------------|--------------------|--------------------|---------------------|
|              | $-55^\circ\text{C}$ | $-40^\circ\text{C}$ | $0^\circ\text{C}$ | $25^\circ\text{C}$ | $70^\circ\text{C}$ | $85^\circ\text{C}$ | $125^\circ\text{C}$ |
| 4.50         | 0.89                | 0.93                | 1.02              | 1.09               | 1.25               | 1.31               | 1.45                |
| 4.75         | 0.84                | 0.88                | 0.97              | 1.03               | 1.18               | 1.24               | 1.37                |
| 5.00         | 0.82                | 0.85                | 0.94              | 1.00               | 1.15               | 1.20               | 1.33                |
| 5.25         | 0.80                | 0.82                | 0.91              | 0.97               | 1.12               | 1.16               | 1.29                |
| 5.50         | 0.79                | 0.82                | 0.90              | 0.96               | 1.10               | 1.15               | 1.28                |

**Table 35 • A40MX02 Timing Characteristics (Nominal 3.3 V Operation) (continued)**  
**(Worst-Case Commercial Conditions, VCC = 3.0 V, T<sub>J</sub> = 70°C)**

| Parameter / Description                                  |                                              | –3 Speed |      | –2 Speed |      | –1 Speed |      | Std Speed |      | –F Speed |      | Units |
|----------------------------------------------------------|----------------------------------------------|----------|------|----------|------|----------|------|-----------|------|----------|------|-------|
|                                                          |                                              | Min.     | Max. | Min.     | Max. | Min.     | Max. | Min.      | Max. | Min.     | Max. |       |
| t <sub>RD1</sub>                                         | FO = 1 Routing Delay                         |          | 2.0  |          | 2.2  |          | 2.5  |           | 3.0  |          | 4.2  | ns    |
| t <sub>RD2</sub>                                         | FO = 2 Routing Delay                         |          | 2.7  |          | 3.1  |          | 3.5  |           | 4.1  |          | 5.7  | ns    |
| t <sub>RD3</sub>                                         | FO = 3 Routing Delay                         |          | 3.4  |          | 3.9  |          | 4.4  |           | 5.2  |          | 7.3  | ns    |
| t <sub>RD4</sub>                                         | FO = 4 Routing Delay                         |          | 4.2  |          | 4.8  |          | 5.4  |           | 6.3  |          | 8.9  | ns    |
| t <sub>RD8</sub>                                         | FO = 8 Routing Delay                         |          | 7.1  |          | 8.2  |          | 9.2  |           | 10.9 |          | 15.2 | ns    |
| <b>Logic Module Sequential Timing<sup>2</sup></b>        |                                              |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>SUD</sub>                                         | Flip-Flop (Latch) Data Input Set-Up          |          | 4.3  |          | 4.9  |          | 5.6  |           | 6.6  |          | 9.2  | ns    |
| t <sub>HD</sub> <sup>3</sup>                             | Flip-Flop (Latch) Data Input Hold            |          | 0.0  |          | 0.0  |          | 0.0  |           | 0.0  |          | 0.0  | ns    |
| t <sub>SUENA</sub>                                       | Flip-Flop (Latch) Enable Set-Up              |          | 4.3  |          | 4.9  |          | 5.6  |           | 6.6  |          | 9.2  | ns    |
| t <sub>HENA</sub>                                        | Flip-Flop (Latch) Enable Hold                |          | 0.0  |          | 0.0  |          | 0.0  |           | 0.0  |          | 0.0  | ns    |
| t <sub>WCLKA</sub>                                       | Flip-Flop (Latch) Clock Active Pulse Width   |          | 4.6  |          | 5.3  |          | 6.0  |           | 7.0  |          | 9.8  | ns    |
| t <sub>WASYN</sub>                                       | Flip-Flop (Latch) Asynchronous Pulse Width   |          | 4.6  |          | 5.3  |          | 6.0  |           | 7.0  |          | 9.8  | ns    |
| t <sub>A</sub>                                           | Flip-Flop Clock Input Period                 |          | 6.8  |          | 7.8  |          | 8.9  |           | 10.4 |          | 14.6 | ns    |
| f <sub>MAX</sub>                                         | Flip-Flop (Latch) Clock Frequency (FO = 128) |          | 109  |          | 101  |          | 92   |           | 80   |          | 48   | MHz   |
| <b>Input Module Propagation Delays</b>                   |                                              |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>INYH</sub>                                        | Pad-to-Y HIGH                                |          | 1.0  |          | 1.1  |          | 1.3  |           | 1.5  |          | 2.1  | ns    |
| t <sub>INYL</sub>                                        | Pad-to-Y LOW                                 |          | 0.9  |          | 1.0  |          | 1.1  |           | 1.3  |          | 1.9  | ns    |
| <b>Input Module Predicted Routing Delays<sup>1</sup></b> |                                              |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>IRD1</sub>                                        | FO = 1 Routing Delay                         |          | 2.9  |          | 3.4  |          | 3.8  |           | 4.5  |          | 6.3  | ns    |
| t <sub>IRD2</sub>                                        | FO = 2 Routing Delay                         |          | 3.6  |          | 4.2  |          | 4.8  |           | 5.6  |          | 7.8  | ns    |
| t <sub>IRD3</sub>                                        | FO = 3 Routing Delay                         |          | 4.4  |          | 5.0  |          | 5.7  |           | 6.7  |          | 9.4  | ns    |
| t <sub>IRD4</sub>                                        | FO = 4 Routing Delay                         |          | 5.1  |          | 5.9  |          | 6.7  |           | 7.8  |          | 11.0 | ns    |
| t <sub>IRD8</sub>                                        | FO = 8 Routing Delay                         |          | 8.0  |          | 9.26 |          | 10.5 |           | 12.6 |          | 17.3 | ns    |
| <b>Global Clock Network</b>                              |                                              |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>CKH</sub>                                         | Input LOW to HIGH                            | FO = 16  | 6.4  |          | 7.4  |          | 8.3  |           | 9.8  |          | 13.7 | ns    |
|                                                          |                                              | FO = 128 | 6.4  |          | 7.4  |          | 8.3  |           | 9.8  |          | 13.7 |       |
| t <sub>CKL</sub>                                         | Input HIGH to LOW                            | FO = 16  | 6.7  |          | 7.8  |          | 8.8  |           | 10.4 |          | 14.5 | ns    |
|                                                          |                                              | FO = 128 | 6.7  |          | 7.8  |          | 8.8  |           | 10.4 |          | 14.5 |       |
| t <sub>PWH</sub>                                         | Minimum Pulse Width HIGH                     | FO = 16  | 3.1  |          | 3.6  |          | 4.1  |           | 4.8  |          | 6.7  | ns    |
|                                                          |                                              | FO = 128 | 3.3  |          | 3.8  |          | 4.3  |           | 5.1  |          | 7.1  |       |
| t <sub>PWL</sub>                                         | Minimum Pulse Width LOW                      | FO = 16  | 3.1  |          | 3.6  |          | 4.1  |           | 4.8  |          | 6.7  | ns    |
|                                                          |                                              | FO = 128 | 3.3  |          | 3.8  |          | 4.3  |           | 5.1  |          | 7.1  |       |
| t <sub>CKSW</sub>                                        | Maximum Skew                                 | FO = 16  | 0.6  |          | 0.6  |          | 0.7  |           | 0.8  |          | 1.2  | ns    |
|                                                          |                                              | FO = 128 | 0.8  |          | 0.9  |          | 1.0  |           | 1.2  |          | 1.6  |       |

**Table 35 • A40MX02 Timing Characteristics (Nominal 3.3 V Operation) (continued)**  
**(Worst-Case Commercial Conditions, VCC = 3.0 V, T<sub>J</sub> = 70°C)**

| Parameter / Description               |                      |          | –3 Speed |      | –2 Speed |      | –1 Speed |      | Std Speed |      | –F Speed |      | Units |
|---------------------------------------|----------------------|----------|----------|------|----------|------|----------|------|-----------|------|----------|------|-------|
|                                       |                      |          | Min.     | Max. | Min.     | Max. | Min.     | Max. | Min.      | Max. | Min.     | Max. |       |
| t <sub>p</sub>                        | Minimum Period       | FO = 16  | 6.5      |      | 7.5      |      | 8.5      |      | 10.1      |      | 14.1     |      | ns    |
|                                       |                      | FO = 128 | 6.8      |      | 7.8      |      | 8.9      |      | 10.4      |      | 14.6     |      |       |
| f <sub>MAX</sub>                      | Maximum Frequency    | FO = 16  |          | 113  |          | 105  |          | 96   |           | 83   |          | 50   | MHz   |
|                                       |                      | FO = 128 |          | 109  |          | 101  |          | 92   |           | 80   |          | 48   |       |
| TTL Output Module Timing <sup>4</sup> |                      |          |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>DLH</sub>                      | Data-to-Pad HIGH     |          |          | 4.7  |          | 5.4  |          | 6.1  |           | 7.2  |          | 10.0 | ns    |
| t <sub>DHL</sub>                      | Data-to-Pad LOW      |          |          | 5.6  |          | 6.4  |          | 7.3  |           | 8.6  |          | 12.0 | ns    |
| t <sub>ENZH</sub>                     | Enable Pad Z to HIGH |          |          | 5.2  |          | 6.0  |          | 6.8  |           | 8.1  |          | 11.3 | ns    |
| t <sub>ENZL</sub>                     | Enable Pad Z to LOW  |          |          | 6.6  |          | 7.6  |          | 8.6  |           | 10.1 |          | 14.1 | ns    |
| t <sub>ENHZ</sub>                     | Enable Pad HIGH to Z |          |          | 11.1 |          | 12.8 |          | 14.5 |           | 17.1 |          | 23.9 | ns    |
| t <sub>ENLZ</sub>                     | Enable Pad LOW to Z  |          |          | 8.2  |          | 9.5  |          | 10.7 |           | 12.6 |          | 17.7 | ns    |
| d <sub>TLH</sub>                      | Delta LOW to HIGH    |          |          | 0.03 |          | 0.03 |          | 0.04 |           | 0.04 |          | 0.06 | ns/pF |
| d <sub>THL</sub>                      | Delta HIGH to LOW    |          |          | 0.04 |          | 0.04 |          | 0.05 |           | 0.06 |          | 0.08 | ns/pF |

**Table 38 • A42MX09 Timing Characteristics (Nominal 5.0 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 4.75 V, T<sub>J</sub> = 70°C)**

| Parameter / Description                            |                             |          | –3 Speed |      | –2 Speed |      | –1 Speed |      | Std Speed |      | –F Speed |      | Units |
|----------------------------------------------------|-----------------------------|----------|----------|------|----------|------|----------|------|-----------|------|----------|------|-------|
|                                                    |                             |          | Min.     | Max. | Min.     | Max. | Min.     | Max. | Min.      | Max. | Min.     | Max. |       |
| Input Module Propagation Delays                    |                             |          |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>INYH</sub>                                  | Pad-to-Y HIGH               |          |          | 1.0  |          | 1.2  |          | 1.3  |           | 1.6  |          | 2.2  | ns    |
| t <sub>INYL</sub>                                  | Pad-to-Y LOW                |          |          | 0.8  |          | 0.9  |          | 1.0  |           | 1.2  |          | 1.7  | ns    |
| t <sub>INGH</sub>                                  | G to Y HIGH                 |          |          | 1.3  |          | 1.4  |          | 1.6  |           | 1.9  |          | 2.7  | ns    |
| t <sub>INGL</sub>                                  | G to Y LOW                  |          |          | 1.3  |          | 1.4  |          | 1.6  |           | 1.9  |          | 2.7  | ns    |
| Input Module Predicted Routing Delays <sup>2</sup> |                             |          |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>IRD1</sub>                                  | FO = 1 Routing Delay        |          |          | 2.0  |          | 2.2  |          | 2.5  |           | 3.0  |          | 4.2  | ns    |
| t <sub>IRD2</sub>                                  | FO = 2 Routing Delay        |          |          | 2.3  |          | 2.5  |          | 2.9  |           | 3.4  |          | 4.7  | ns    |
| t <sub>IRD3</sub>                                  | FO = 3 Routing Delay        |          |          | 2.5  |          | 2.8  |          | 3.2  |           | 3.7  |          | 5.2  | ns    |
| t <sub>IRD4</sub>                                  | FO = 4 Routing Delay        |          |          | 2.8  |          | 3.1  |          | 3.5  |           | 4.1  |          | 5.7  | ns    |
| t <sub>IRD8</sub>                                  | FO = 8 Routing Delay        |          |          | 3.7  |          | 4.1  |          | 4.7  |           | 5.5  |          | 7.7  | ns    |
| Global Clock Network                               |                             |          |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>CKH</sub>                                   | Input LOW to HIGH           | FO = 32  |          | 2.4  |          | 2.7  |          | 3.0  |           | 3.6  |          | 5.0  | ns    |
|                                                    |                             | FO = 256 |          | 2.7  |          | 3.0  |          | 3.4  |           | 4.0  |          | 5.5  | ns    |
| t <sub>CKL</sub>                                   | Input HIGH to LOW           | FO = 32  |          | 3.5  |          | 3.9  |          | 4.4  |           | 5.2  |          | 7.3  | ns    |
|                                                    |                             | FO = 256 |          | 3.9  |          | 4.3  |          | 4.9  |           | 5.7  |          | 8.0  | ns    |
| t <sub>PWH</sub>                                   | Minimum Pulse Width HIGH    | FO = 32  | 1.2      |      | 1.4      |      | 1.5      |      | 1.8       |      | 2.5      |      | ns    |
|                                                    |                             | FO = 256 | 1.3      |      | 1.5      |      | 1.7      |      | 2.0       |      | 2.7      |      | ns    |
| t <sub>PWL</sub>                                   | Minimum Pulse Width LOW     | FO = 32  | 1.2      |      | 1.4      |      | 1.5      |      | 1.8       |      | 2.5      |      | ns    |
|                                                    |                             | FO = 256 | 1.3      |      | 1.5      |      | 1.7      |      | 2.0       |      | 2.7      |      | ns    |
| t <sub>CKSW</sub>                                  | Maximum Skew                | FO = 32  |          | 0.3  |          | 0.3  |          | 0.4  |           | 0.5  |          | 0.6  | ns    |
|                                                    |                             | FO = 256 |          | 0.3  |          | 0.3  |          | 0.4  |           | 0.5  |          | 0.6  | ns    |
| t <sub>SUEXT</sub>                                 | Input Latch External Set-Up | FO = 32  | 0.0      |      | 0.0      |      | 0.0      |      | 0.0       |      | 0.0      |      | ns    |
|                                                    |                             | FO = 256 | 0.0      |      | 0.0      |      | 0.0      |      | 0.0       |      | 0.0      |      | ns    |
| t <sub>HEXT</sub>                                  | Input Latch External Hold   | FO = 32  | 2.3      |      | 2.6      |      | 3.0      |      | 3.5       |      | 4.9      |      | ns    |
|                                                    |                             | FO = 256 | 2.2      |      | 2.4      |      | 3.3      |      | 3.9       |      | 5.5      |      | ns    |
| t <sub>P</sub>                                     | Minimum Period              | FO = 32  | 3.4      |      | 3.7      |      | 4.0      |      | 4.7       |      | 7.8      |      | ns    |
|                                                    |                             | FO = 256 | 3.7      |      | 4.1      |      | 4.5      |      | 5.2       |      | 8.6      |      | ns    |
| f <sub>MAX</sub>                                   | Maximum Frequency           | FO = 32  |          | 296  |          | 269  |          | 247  |           | 215  |          | 129  | MHz   |
|                                                    |                             | FO = 256 |          | 268  |          | 244  |          | 224  |           | 195  |          | 117  | MHz   |

**Table 40 • A42MX16 Timing Characteristics (Nominal 5.0 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 4.75 V, T<sub>J</sub> = 70°C)**

| Parameter / Description                |                                                       | –3 Speed |      | –2 Speed |      | –1 Speed |      | Std Speed |      | –F Speed |      | Units |
|----------------------------------------|-------------------------------------------------------|----------|------|----------|------|----------|------|-----------|------|----------|------|-------|
|                                        |                                                       | Min.     | Max. | Min.     | Max. | Min.     | Max. | Min.      | Max. | Min.     | Max. |       |
| CMOS Output Module Timing <sup>5</sup> |                                                       |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>DLH</sub>                       | Data-to-Pad HIGH                                      |          | 3.2  |          | 3.6  |          | 4.0  |           | 4.7  |          | 6.6  | ns    |
| t <sub>DHL</sub>                       | Data-to-Pad LOW                                       |          | 2.5  |          | 2.7  |          | 3.1  |           | 3.6  |          | 5.1  | ns    |
| t <sub>ENZH</sub>                      | Enable Pad Z to HIGH                                  |          | 2.7  |          | 3.0  |          | 3.4  |           | 4.0  |          | 5.6  | ns    |
| t <sub>ENZL</sub>                      | Enable Pad Z to LOW                                   |          | 3.0  |          | 3.3  |          | 3.8  |           | 4.4  |          | 6.2  | ns    |
| t <sub>ENHZ</sub>                      | Enable Pad HIGH to Z                                  |          | 5.4  |          | 6.0  |          | 6.8  |           | 8.0  |          | 11.2 | ns    |
| t <sub>ENLZ</sub>                      | Enable Pad LOW to Z                                   |          | 5.0  |          | 5.6  |          | 6.3  |           | 7.4  |          | 10.4 | ns    |
| t <sub>GLH</sub>                       | G-to-Pad HIGH                                         |          | 5.1  |          | 5.6  |          | 6.4  |           | 7.5  |          | 10.5 | ns    |
| t <sub>GHL</sub>                       | G-to-Pad LOW                                          |          | 5.1  |          | 5.6  |          | 6.4  |           | 7.5  |          | 10.5 | ns    |
| t <sub>LCO</sub>                       | I/O Latch Clock-to-Out (Pad-to-Pad), 64 Clock Loading |          | 5.7  |          | 6.3  |          | 7.1  |           | 8.4  |          | 11.9 | ns    |
| t <sub>ACO</sub>                       | Array Clock-to-Out (Pad-to-Pad), 64 Clock Loading     |          | 8.0  |          | 8.9  |          | 10.1 |           | 11.9 |          | 16.7 | ns    |
| d <sub>TLH</sub>                       | Capacitive Loading, LOW to HIGH                       |          | 0.03 |          | 0.03 |          | 0.03 |           | 0.04 |          | 0.06 | ns/pF |

1. For dual-module macros, use t<sub>PD1</sub> + t<sub>RD1</sub> + t<sub>PDn</sub>, t<sub>CO</sub> + t<sub>RD1</sub> + t<sub>PDn</sub>, or t<sub>PD1</sub> + t<sub>RD1</sub> + t<sub>SUD</sub>, point and position whichever is appropriate.
2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.
3. Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the Timer utility.
4. Set-up and hold timing parameters for the input buffer latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the G input subtracts (adds) to the internal setup (hold) time.
5. Delays based on 35 pF loading

**Table 41 • A42MX16 Timing Characteristics (Nominal 3.3 V Operation) (Worst-Case Commercial Conditions, VCCA = 3.0 V, T<sub>J</sub> = 70°C)**

| Parameter / Description                            |                              | –3 Speed |      | –2 Speed |      | –1 Speed |      | Std Speed |      | –F Speed |      | Units |
|----------------------------------------------------|------------------------------|----------|------|----------|------|----------|------|-----------|------|----------|------|-------|
|                                                    |                              | Min.     | Max. | Min.     | Max. | Min.     | Max. | Min.      | Max. | Min.     | Max. |       |
| Logic Module Propagation Delays <sup>1</sup>       |                              |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>PD1</sub>                                   | Single Module                |          | 1.9  |          | 2.1  |          | 2.4  |           | 2.8  |          | 4.0  | ns    |
| t <sub>CO</sub>                                    | Sequential Clock-to-Q        |          | 2.0  |          | 2.2  |          | 2.5  |           | 3.0  |          | 4.2  | ns    |
| t <sub>GO</sub>                                    | Latch G-to-Q                 |          | 1.9  |          | 2.1  |          | 2.4  |           | 2.8  |          | 4.0  | ns    |
| t <sub>RS</sub>                                    | Flip-Flop (Latch) Reset-to-Q |          | 2.2  |          | 2.4  |          | 2.8  |           | 3.3  |          | 4.6  | ns    |
| Logic Module Predicted Routing Delays <sup>2</sup> |                              |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>RD1</sub>                                   | FO = 1 Routing Delay         |          | 1.1  |          | 1.2  |          | 1.4  |           | 1.6  |          | 2.3  | ns    |
| t <sub>RD2</sub>                                   | FO = 2 Routing Delay         |          | 1.5  |          | 1.6  |          | 1.8  |           | 2.1  |          | 3.0  | ns    |
| t <sub>RD3</sub>                                   | FO = 3 Routing Delay         |          | 1.8  |          | 2.0  |          | 2.3  |           | 2.7  |          | 3.8  | ns    |
| t <sub>RD4</sub>                                   | FO = 4 Routing Delay         |          | 2.2  |          | 2.4  |          | 2.7  |           | 3.2  |          | 4.5  | ns    |
| t <sub>RD8</sub>                                   | FO = 8 Routing Delay         |          | 3.6  |          | 4.0  |          | 4.5  |           | 5.3  |          | 7.5  | ns    |

**Table 41 • A42MX16 Timing Characteristics (Nominal 3.3 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 3.0 V, T<sub>J</sub> = 70°C)**

| Parameter / Description                            |                                            |          | –3 Speed |      | –2 Speed |      | –1 Speed |      | Std Speed |      | –F Speed |      | Units |
|----------------------------------------------------|--------------------------------------------|----------|----------|------|----------|------|----------|------|-----------|------|----------|------|-------|
|                                                    |                                            |          | Min.     | Max. | Min.     | Max. | Min.     | Max. | Min.      | Max. | Min.     | Max. |       |
| Logic Module Sequential Timing <sup>3, 4</sup>     |                                            |          |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>SUD</sub>                                   | Flip-Flop (Latch) Data Input Set-Up        |          | 0.5      |      | 0.5      |      | 0.6      |      | 0.7       |      | 0.9      |      | ns    |
| t <sub>HD</sub>                                    | Flip-Flop (Latch) Data Input Hold          |          | 0.0      |      | 0.0      |      | 0.0      |      | 0.0       |      | 0.0      |      | ns    |
| t <sub>SUENA</sub>                                 | Flip-Flop (Latch) Enable Set-Up            |          | 1.0      |      | 1.1      |      | 1.2      |      | 1.4       |      | 2.0      |      | ns    |
| t <sub>HENA</sub>                                  | Flip-Flop (Latch) Enable Hold              |          | 0.0      |      | 0.0      |      | 0.0      |      | 0.0       |      | 0.0      |      | ns    |
| t <sub>WCLKA</sub>                                 | Flip-Flop (Latch) Clock Active Pulse Width |          | 4.8      |      | 5.3      |      | 6.0      |      | 7.1       |      | 9.9      |      | ns    |
| t <sub>WASYN</sub>                                 | Flip-Flop (Latch) Asynchronous Pulse Width |          | 6.2      |      | 6.9      |      | 7.9      |      | 9.2       |      | 12.9     |      | ns    |
| t <sub>A</sub>                                     | Flip-Flop Clock Input Period               |          | 9.5      |      | 10.6     |      | 12.0     |      | 14.1      |      | 19.8     |      | ns    |
| t <sub>INH</sub>                                   | Input Buffer Latch Hold                    |          | 0.0      |      | 0.0      |      | 0.0      |      | 0.0       |      | 0.0      |      | ns    |
| t <sub>INSU</sub>                                  | Input Buffer Latch Set-Up                  |          | 0.7      |      | 0.8      |      | 0.9      |      | 1.01      |      | 1.4      |      | ns    |
| t <sub>OUTH</sub>                                  | Output Buffer Latch Hold                   |          | 0.0      |      | 0.0      |      | 0.0      |      | 0.0       |      | 0.0      |      | ns    |
| t <sub>OUTSU</sub>                                 | Output Buffer Latch Set-Up                 |          | 0.7      |      | 0.8      |      | 0.89     |      | 1.01      |      | 1.4      |      | ns    |
| f <sub>MAX</sub>                                   | Flip-Flop (Latch) Clock Frequency          |          |          | 129  |          | 117  |          | 108  |           | 94   |          | 56   | MHz   |
| Input Module Propagation Delays                    |                                            |          |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>INYH</sub>                                  | Pad-to-Y HIGH                              |          |          | 1.5  |          | 1.6  |          | 1.9  |           | 2.2  |          | 3.1  | ns    |
| t <sub>INYL</sub>                                  | Pad-to-Y LOW                               |          |          | 1.1  |          | 1.3  |          | 1.4  |           | 1.7  |          | 2.4  | ns    |
| t <sub>INGH</sub>                                  | G to Y HIGH                                |          |          | 2.0  |          | 2.2  |          | 2.5  |           | 2.9  |          | 4.1  | ns    |
| t <sub>INGL</sub>                                  | G to Y LOW                                 |          |          | 2.0  |          | 2.2  |          | 2.5  |           | 2.9  |          | 4.1  | ns    |
| Input Module Predicted Routing Delays <sup>2</sup> |                                            |          |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>IRD1</sub>                                  | FO = 1 Routing Delay                       |          |          | 2.6  |          | 2.9  |          | 3.2  |           | 3.8  |          | 5.3  | ns    |
| t <sub>IRD2</sub>                                  | FO = 2 Routing Delay                       |          |          | 2.9  |          | 3.2  |          | 3.7  |           | 4.3  |          | 6.1  | ns    |
| t <sub>IRD3</sub>                                  | FO = 3 Routing Delay                       |          |          | 3.3  |          | 3.6  |          | 4.1  |           | 4.9  |          | 6.8  | ns    |
| t <sub>IRD4</sub>                                  | FO = 4 Routing Delay                       |          |          | 3.6  |          | 4.0  |          | 4.6  |           | 5.4  |          | 7.6  | ns    |
| t <sub>IRD8</sub>                                  | FO = 8 Routing Delay                       |          |          | 5.1  |          | 5.6  |          | 6.4  |           | 7.5  |          | 10.5 | ns    |
| Global Clock Network                               |                                            |          |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>CKH</sub>                                   | Input LOW to HIGH                          | FO = 32  | 4.4      |      | 4.8      |      | 5.5      |      | 6.5       |      | 9.0      | ns   |       |
|                                                    |                                            | FO = 384 | 4.8      |      | 5.3      |      | 6.0      |      | 7.1       |      | 9.9      | ns   |       |
| t <sub>CKL</sub>                                   | Input HIGH to LOW                          | FO = 32  | 5.3      |      | 5.9      |      | 6.7      |      | 7.8       |      | 11.0     | ns   |       |
|                                                    |                                            | FO = 384 | 6.2      |      | 6.9      |      | 7.9      |      | 9.2       |      | 12.9     | ns   |       |
| t <sub>PWH</sub>                                   | Minimum Pulse Width HIGH                   | FO = 32  | 5.7      |      | 6.3      |      | 7.1      |      | 8.4       |      | 11.8     | ns   |       |
|                                                    |                                            | FO = 384 | 6.6      |      | 7.4      |      | 8.3      |      | 9.8       |      | 13.7     | ns   |       |

**Table 44 • A42MX36 Timing Characteristics (Nominal 5.0 V Operation)(Worst-Case Commercial Conditions, VCCA = 4.75 V, T<sub>J</sub> = 70°C)**


| Parameter / Description               |                                      |          | –3 Speed |      | –2 Speed |      | –1 Speed |      | Std Speed |      | –F Speed |      | Units |
|---------------------------------------|--------------------------------------|----------|----------|------|----------|------|----------|------|-----------|------|----------|------|-------|
|                                       |                                      |          | Min.     | Max. | Min.     | Max. | Min.     | Max. | Min.      | Max. | Min.     | Max. |       |
| t <sub>SUEXT</sub>                    | Input Latch External Set-Up          | FO = 32  | 0.0      |      | 0.0      |      | 0.0      |      | 0.0       |      | 0.0      |      | ns    |
|                                       |                                      | FO = 635 | 0.0      |      | 0.0      |      | 0.0      |      | 0.0       |      | 0.0      |      | ns    |
| t <sub>HEXT</sub>                     | Input Latch External Hold            | FO = 32  | 2.8      |      | 3.2      |      | 3.6      |      | 4.2       |      | 5.9      |      | ns    |
|                                       |                                      | FO = 635 | 3.3      |      | 3.7      |      | 4.2      |      | 4.9       |      | 6.9      |      | ns    |
| t <sub>P</sub>                        | Minimum Period (1/f <sub>MAX</sub> ) | FO = 32  | 5.5      |      | 6.1      |      | 6.6      |      | 7.6       |      | 12.7     |      | ns    |
|                                       |                                      | FO = 635 | 6.0      |      | 6.6      |      | 7.2      |      | 8.3       |      | 13.8     |      | ns    |
| f <sub>MAX</sub>                      | Maximum Datapath Frequency           | FO = 32  |          | 180  |          | 164  |          | 151  |           | 131  |          | 79   | MHz   |
|                                       |                                      | FO = 635 |          | 166  |          | 151  |          | 139  |           | 121  |          | 73   | MHz   |
| TTL Output Module Timing <sup>5</sup> |                                      |          |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>DLH</sub>                      | Data-to-Pad HIGH                     |          |          | 2.6  |          | 2.8  |          | 3.2  |           | 3.8  |          | 5.3  | ns    |
| t <sub>DHL</sub>                      | Data-to-Pad LOW                      |          |          | 3.0  |          | 3.3  |          | 3.7  |           | 4.4  |          | 6.2  | ns    |
| t <sub>ENZH</sub>                     | Enable Pad Z to HIGH                 |          |          | 2.7  |          | 3.0  |          | 3.3  |           | 3.9  |          | 5.5  | ns    |
| t <sub>ENZL</sub>                     | Enable Pad Z to LOW                  |          |          | 3.0  |          | 3.3  |          | 3.7  |           | 4.3  |          | 6.1  | ns    |
| t <sub>ENHZ</sub>                     | Enable Pad HIGH to Z                 |          |          | 5.3  |          | 5.8  |          | 6.6  |           | 7.8  |          | 10.9 | ns    |

**Table 49 • PL84**

| <b>PL84</b>       |                         |                         |                         |                         |
|-------------------|-------------------------|-------------------------|-------------------------|-------------------------|
| <b>Pin Number</b> | <b>A40MX04 Function</b> | <b>A42MX09 Function</b> | <b>A42MX16 Function</b> | <b>A42MX24 Function</b> |
| 47                | I/O                     | I/O                     | I/O                     | WD, I/O                 |
| 48                | I/O                     | I/O                     | I/O                     | I/O                     |
| 49                | I/O                     | GND                     | GND                     | GND                     |
| 50                | I/O                     | I/O                     | I/O                     | WD, I/O                 |
| 51                | I/O                     | I/O                     | I/O                     | WD, I/O                 |
| 52                | I/O                     | SDO, I/O                | SDO, I/O                | SDO, TDO, I/O           |
| 53                | I/O                     | I/O                     | I/O                     | I/O                     |
| 54                | I/O                     | I/O                     | I/O                     | I/O                     |
| 55                | I/O                     | I/O                     | I/O                     | I/O                     |
| 56                | I/O                     | I/O                     | I/O                     | I/O                     |
| 57                | I/O                     | I/O                     | I/O                     | I/O                     |
| 58                | I/O                     | I/O                     | I/O                     | I/O                     |
| 59                | I/O                     | I/O                     | I/O                     | I/O                     |
| 60                | GND                     | I/O                     | I/O                     | I/O                     |
| 61                | GND                     | I/O                     | I/O                     | I/O                     |
| 62                | I/O                     | I/O                     | I/O                     | TCK, I/O                |
| 63                | I/O                     | LP                      | LP                      | LP                      |
| 64                | CLK, I/O                | VCCA                    | VCCA                    | VCCA                    |
| 65                | I/O                     | VCCI                    | VCCI                    | VCCI                    |
| 66                | MODE                    | I/O                     | I/O                     | I/O                     |
| 67                | VCC                     | I/O                     | I/O                     | I/O                     |
| 68                | VCC                     | I/O                     | I/O                     | I/O                     |
| 69                | I/O                     | I/O                     | I/O                     | I/O                     |
| 70                | I/O                     | GND                     | GND                     | GND                     |
| 71                | I/O                     | I/O                     | I/O                     | I/O                     |
| 72                | SDI, I/O                | I/O                     | I/O                     | I/O                     |
| 73                | DCLK, I/O               | I/O                     | I/O                     | I/O                     |
| 74                | PRA, I/O                | I/O                     | I/O                     | I/O                     |
| 75                | PRB, I/O                | I/O                     | I/O                     | I/O                     |
| 76                | I/O                     | SDI, I/O                | SDI, I/O                | SDI, I/O                |
| 77                | I/O                     | I/O                     | I/O                     | I/O                     |
| 78                | I/O                     | I/O                     | I/O                     | WD, I/O                 |
| 79                | I/O                     | I/O                     | I/O                     | WD, I/O                 |
| 80                | I/O                     | I/O                     | I/O                     | WD, I/O                 |
| 81                | I/O                     | PRA, I/O                | PRA, I/O                | PRA, I/O                |
| 82                | GND                     | I/O                     | I/O                     | I/O                     |
| 83                | I/O                     | CLKA, I/O               | CLKA, I/O               | CLKA, I/O               |

**Table 49 • PL84**

| <b>PL84</b>       |                         |                         |                         |                         |
|-------------------|-------------------------|-------------------------|-------------------------|-------------------------|
| <b>Pin Number</b> | <b>A40MX04 Function</b> | <b>A42MX09 Function</b> | <b>A42MX16 Function</b> | <b>A42MX24 Function</b> |
| 84                | I/O                     | VCCA                    | VCCA                    | VCCA                    |

**Figure 41 • PQ100****Table 50 • PQ 100**

| <b>PQ100</b>      |                         |                         |                         |                         |
|-------------------|-------------------------|-------------------------|-------------------------|-------------------------|
| <b>Pin Number</b> | <b>A40MX02 Function</b> | <b>A40MX04 Function</b> | <b>A42MX09 Function</b> | <b>A42MX16 Function</b> |
| 1                 | NC                      | NC                      | I/O                     | I/O                     |
| 2                 | NC                      | NC                      | DCLK, I/O               | DCLK, I/O               |
| 3                 | NC                      | NC                      | I/O                     | I/O                     |
| 4                 | NC                      | NC                      | MODE                    | MODE                    |
| 5                 | NC                      | NC                      | I/O                     | I/O                     |
| 6                 | PRB, I/O                | PRB, I/O                | I/O                     | I/O                     |
| 7                 | I/O                     | I/O                     | I/O                     | I/O                     |
| 8                 | I/O                     | I/O                     | I/O                     | I/O                     |
| 9                 | I/O                     | I/O                     | GND                     | GND                     |
| 10                | I/O                     | I/O                     | I/O                     | I/O                     |
| 11                | I/O                     | I/O                     | I/O                     | I/O                     |
| 12                | I/O                     | I/O                     | I/O                     | I/O                     |
| 13                | GND                     | GND                     | I/O                     | I/O                     |
| 14                | I/O                     | I/O                     | I/O                     | I/O                     |
| 15                | I/O                     | I/O                     | I/O                     | I/O                     |
| 16                | I/O                     | I/O                     | VCCA                    | VCCA                    |
| 17                | I/O                     | I/O                     | VCCI                    | VCCA                    |
| 18                | I/O                     | I/O                     | I/O                     | I/O                     |

**Table 51 • PQ144**

| <b>PQ144</b>      |                         |
|-------------------|-------------------------|
| <b>Pin Number</b> | <b>A42MX09 Function</b> |
| 80                | GNDI                    |
| 81                | NC                      |
| 82                | I/O                     |
| 83                | I/O                     |
| 84                | I/O                     |
| 85                | I/O                     |
| 86                | I/O                     |
| 87                | I/O                     |
| 88                | VKS                     |
| 89                | VPP                     |
| 90                | VCC                     |
| 91                | VCCI                    |
| 92                | NC                      |
| 93                | VSV                     |
| 94                | I/O                     |
| 95                | I/O                     |
| 96                | I/O                     |
| 97                | I/O                     |
| 98                | I/O                     |
| 99                | I/O                     |
| 100               | GND                     |
| 101               | GNDI                    |
| 102               | NC                      |
| 103               | I/O                     |
| 104               | I/O                     |
| 105               | I/O                     |
| 106               | I/O                     |
| 107               | I/O                     |
| 108               | I/O                     |
| 109               | I/O                     |
| 110               | SDI                     |
| 111               | I/O                     |
| 112               | I/O                     |
| 113               | I/O                     |
| 114               | I/O                     |
| 115               | I/O                     |
| 116               | GNDQ                    |

**Table 53 • PQ208**

| <b>PQ208</b>      |                         |                         |                         |
|-------------------|-------------------------|-------------------------|-------------------------|
| <b>Pin Number</b> | <b>A42MX16 Function</b> | <b>A42MX24 Function</b> | <b>A42MX36 Function</b> |
| 169               | I/O                     | WD, I/O                 | WD, I/O                 |
| 170               | I/O                     | I/O                     | I/O                     |
| 171               | NC                      | I/O                     | QCLKD, I/O              |
| 172               | I/O                     | I/O                     | I/O                     |
| 173               | I/O                     | I/O                     | I/O                     |
| 174               | I/O                     | I/O                     | I/O                     |
| 175               | I/O                     | I/O                     | I/O                     |
| 176               | I/O                     | WD, I/O                 | WD, I/O                 |
| 177               | I/O                     | WD, I/O                 | WD, I/O                 |
| 178               | PRA, I/O                | PRA, I/O                | PRA, I/O                |
| 179               | I/O                     | I/O                     | I/O                     |
| 180               | CLKA, I/O               | CLKA, I/O               | CLKA, I/O               |
| 181               | NC                      | I/O                     | I/O                     |
| 182               | NC                      | VCCI                    | VCCI                    |
| 183               | VCCA                    | VCCA                    | VCCA                    |
| 184               | GND                     | GND                     | GND                     |
| 185               | I/O                     | I/O                     | I/O                     |
| 186               | CLKB, I/O               | CLKB, I/O               | CLKB, I/O               |
| 187               | I/O                     | I/O                     | I/O                     |
| 188               | PRB, I/O                | PRB, I/O                | PRB, I/O                |
| 189               | I/O                     | I/O                     | I/O                     |
| 190               | I/O                     | WD, I/O                 | WD, I/O                 |
| 191               | I/O                     | WD, I/O                 | WD, I/O                 |
| 192               | I/O                     | I/O                     | I/O                     |
| 193               | NC                      | I/O                     | I/O                     |
| 194               | NC                      | WD, I/O                 | WD, I/O                 |
| 195               | NC                      | WD, I/O                 | WD, I/O                 |
| 196               | I/O                     | I/O                     | QCLKC, I/O              |
| 197               | NC                      | I/O                     | I/O                     |
| 198               | I/O                     | I/O                     | I/O                     |
| 199               | I/O                     | I/O                     | I/O                     |
| 200               | I/O                     | I/O                     | I/O                     |
| 201               | NC                      | I/O                     | I/O                     |
| 202               | VCCI                    | VCCI                    | VCCI                    |
| 203               | I/O                     | WD, I/O                 | WD, I/O                 |
| 204               | I/O                     | WD, I/O                 | WD, I/O                 |
| 205               | I/O                     | I/O                     | I/O                     |

**Table 54 • PQ240**

| <b>PQ240</b>      |                         |
|-------------------|-------------------------|
| <b>Pin Number</b> | <b>A42MX36 Function</b> |
| 163               | WD, I/O                 |
| 164               | WD, I/O                 |
| 165               | I/O                     |
| 166               | QCLKA, I/O              |
| 167               | I/O                     |
| 168               | I/O                     |
| 169               | I/O                     |
| 170               | I/O                     |
| 171               | I/O                     |
| 172               | VCCI                    |
| 173               | I/O                     |
| 174               | WD, I/O                 |
| 175               | WD, I/O                 |
| 176               | I/O                     |
| 177               | I/O                     |
| 178               | TDI, I/O                |
| 179               | TMS, I/O                |
| 180               | GND                     |
| 181               | VCCA                    |
| 182               | GND                     |
| 183               | I/O                     |
| 184               | I/O                     |
| 185               | I/O                     |
| 186               | I/O                     |
| 187               | I/O                     |
| 188               | I/O                     |
| 189               | I/O                     |
| 190               | I/O                     |
| 191               | I/O                     |
| 192               | VCCI                    |
| 193               | I/O                     |
| 194               | I/O                     |
| 195               | I/O                     |
| 196               | I/O                     |
| 197               | I/O                     |
| 198               | I/O                     |
| 199               | I/O                     |

**Table 55 • VQ80**

| <b>VQ80</b>       |                             |                             |
|-------------------|-----------------------------|-----------------------------|
| <b>Pin Number</b> | <b>A40MX02<br/>Function</b> | <b>A40MX04<br/>Function</b> |
| 13                | VCC                         | VCC                         |
| 14                | I/O                         | I/O                         |
| 15                | I/O                         | I/O                         |
| 16                | I/O                         | I/O                         |
| 17                | NC                          | I/O                         |
| 18                | NC                          | I/O                         |
| 19                | NC                          | I/O                         |
| 20                | VCC                         | VCC                         |
| 21                | I/O                         | I/O                         |
| 22                | I/O                         | I/O                         |
| 23                | I/O                         | I/O                         |
| 24                | I/O                         | I/O                         |
| 25                | I/O                         | I/O                         |
| 26                | I/O                         | I/O                         |
| 27                | GND                         | GND                         |
| 28                | I/O                         | I/O                         |
| 29                | I/O                         | I/O                         |
| 30                | I/O                         | I/O                         |
| 31                | I/O                         | I/O                         |
| 32                | I/O                         | I/O                         |
| 33                | VCC                         | VCC                         |
| 34                | I/O                         | I/O                         |
| 35                | I/O                         | I/O                         |
| 36                | I/O                         | I/O                         |
| 37                | I/O                         | I/O                         |
| 38                | I/O                         | I/O                         |
| 39                | I/O                         | I/O                         |
| 40                | I/O                         | I/O                         |
| 41                | NC                          | I/O                         |
| 42                | NC                          | I/O                         |
| 43                | NC                          | I/O                         |
| 44                | I/O                         | I/O                         |
| 45                | I/O                         | I/O                         |
| 46                | I/O                         | I/O                         |
| 47                | GND                         | GND                         |
| 48                | I/O                         | I/O                         |

**Table 55 • VQ80**

| <b>VQ80</b>       |                             |                             |
|-------------------|-----------------------------|-----------------------------|
| <b>Pin Number</b> | <b>A40MX02<br/>Function</b> | <b>A40MX04<br/>Function</b> |
| 49                | I/O                         | I/O                         |
| 50                | CLK, I/O                    | CLK, I/O                    |
| 51                | I/O                         | I/O                         |
| 52                | MODE                        | MODE                        |
| 53                | VCC                         | VCC                         |
| 54                | NC                          | I/O                         |
| 55                | NC                          | I/O                         |
| 56                | NC                          | I/O                         |
| 57                | SDI, I/O                    | SDI, I/O                    |
| 58                | DCLK, I/O                   | DCLK, I/O                   |
| 59                | PRA, I/O                    | PRA, I/O                    |
| 60                | NC                          | NC                          |
| 61                | PRB, I/O                    | PRB, I/O                    |
| 62                | I/O                         | I/O                         |
| 63                | I/O                         | I/O                         |
| 64                | I/O                         | I/O                         |
| 65                | I/O                         | I/O                         |
| 66                | I/O                         | I/O                         |
| 67                | I/O                         | I/O                         |
| 68                | GND                         | GND                         |
| 69                | I/O                         | I/O                         |
| 70                | I/O                         | I/O                         |
| 71                | I/O                         | I/O                         |
| 72                | I/O                         | I/O                         |
| 73                | I/O                         | I/O                         |
| 74                | VCC                         | <b>VCC</b>                  |
| 75                | I/O                         | I/O                         |
| 76                | I/O                         | I/O                         |
| 77                | I/O                         | I/O                         |
| 78                | I/O                         | I/O                         |
| 79                | I/O                         | I/O                         |
| 80                | I/O                         | I/O                         |

**Table 59 • CQ256**

| <b>CQ256</b>      |                         |
|-------------------|-------------------------|
| <b>Pin Number</b> | <b>A42MX36 Function</b> |
| 59                | I/O                     |
| 60                | VCCA                    |
| 61                | GND                     |
| 62                | GND                     |
| 63                | NC                      |
| 64                | NC                      |
| 65                | NC                      |
| 66                | I/O                     |
| 67                | SDO, TDO, I/O           |
| 68                | I/O                     |
| 69                | WD, I/O                 |
| 70                | WD, I/O                 |
| 71                | I/O                     |
| 72                | VCCI                    |
| 73                | I/O                     |
| 74                | I/O                     |
| 75                | I/O                     |
| 76                | WD, I/O                 |
| 77                | GND                     |
| 78                | WD, I/O                 |
| 79                | I/O                     |
| 80                | QCLKB, I/O              |
| 81                | I/O                     |
| 82                | I/O                     |
| 83                | I/O                     |
| 84                | I/O                     |
| 85                | I/O                     |
| 86                | I/O                     |
| 87                | WD, I/O                 |
| 88                | WD, I/O                 |
| 89                | I/O                     |
| 90                | I/O                     |
| 91                | I/O                     |
| 92                | I/O                     |
| 93                | I/O                     |
| 94                | I/O                     |
| 95                | VCCI                    |