



Welcome to [E-XFL.COM](#)

[Understanding Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

Details

Product Status	Obsolete
Number of LABs/CLBs	-
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	69
Number of Gates	6000
Voltage - Supply	3V ~ 3.6V, 4.75V ~ 5.25V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 70°C (TA)
Package / Case	84-LCC (J-Lead)
Supplier Device Package	84-PLCC (29.31x29.31)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/a40mx04-1pl84

Contents

1	Revision History	1
1.1	Revision 15.0	1
1.2	Revision 14.0	1
1.3	Revision 13.0	1
1.4	Revision 12.0	1
1.5	Revision 11.0	1
1.6	Revision 10.0	1
1.7	Revision 9.0	2
1.8	Revision 6.0	2
2	40MX and 42MX FPGA Families	1
2.1	Features	1
2.1.1	High Capacity	1
2.1.2	High Performance	1
2.1.3	HiRel Features	1
2.1.4	Ease of Integration	1
2.2	Product Profile	1
2.3	Ordering Information	3
2.4	Plastic Device Resources	4
2.5	Ceramic Device Resources	4
2.6	Temperature Grade Offerings	5
2.7	Speed Grade Offerings	5
3	40MX and 42MX FPGAs	6
3.1	General Description	6
3.2	MX Architectural Overview	6
3.2.1	Logic Modules	6
3.2.2	Dual-Port SRAM Modules	8
3.2.3	Routing Structure	9
3.2.4	Clock Networks	10
3.2.5	MultiPlex I/O Modules	11
3.3	Other Architectural Features	12
3.3.1	Performance	12
3.3.2	User Security	12
3.3.3	Programming	12
3.3.4	Power Supply	13
3.3.5	Power-Up/Down in Mixed-Voltage Mode	13
3.3.6	Transient Current	13
3.3.7	Low Power Mode	14
3.4	Power Dissipation	14
3.4.1	General Power Equation	14
3.4.2	Static Power Component	14
3.4.3	Active Power Component	14
3.4.4	Equivalent Capacitance	15
3.4.5	C_{EQ} Values for Microsemi MX FPGAs	15
3.4.6	Test Circuitry and Silicon Explorer II Probe	16
3.4.7	Design Consideration	17
3.4.8	IEEE Standard 1149.1 Boundary Scan Test (BST) Circuitry	17
3.4.9	JTAG Mode Activation	19
3.4.10	TRST Pin and TAP Controller Reset	19

- VCCA = Power supply in volts (V)
- F = Switching frequency in megahertz (MHz)

3.4.4 Equivalent Capacitance

Equivalent capacitance is calculated by measuring ICCactive at a specified frequency and voltage for each circuit component of interest. Measurements have been made over a range of frequencies at a fixed value of VCC. Equivalent capacitance is frequency-independent, so the results can be used over a wide range of operating conditions. Equivalent capacitance values are shown below.

3.4.5 C_{EQ} Values for Microsemi MX FPGAs

Modules (C_{EQM})3.5

Input Buffers (C_{EQI})6.9

Output Buffers (C_{EQO})18.2

Routed Array Clock Buffer Loads (C_{EQCR})1.4

To calculate the active power dissipated from the complete design, the switching frequency of each part of the logic must be known. The equation below shows a piece-wise linear summation over all components.

$$\text{Power} = \text{VCCA}^2 * [(m * C_{EQM} * f_m)_{\text{modules}} + (n * C_{EQI} * f_n)_{\text{inputs}} + (p * (C_{EQO} + C_L) * f_p)_{\text{outputs}} + \\ 0.5 * (q_1 * C_{EQCR} * f_{q1})_{\text{routed_Clk1}} + (r_1 * f_{q1})_{\text{routed_Clk1}} + \\ 0.5 * (q_2 * C_{EQCR} * f_{q2})_{\text{routed_Clk2}} + (r_2 * f_{q2})_{\text{routed_Clk2}}(2)]$$

EQ 3

where:

m = Number of logic modules switching at frequency f_m

n = Number of input buffers switching at frequency f_n

p = Number of output buffers switching at frequency f_p

q₁ = Number of clock loads on the first routed array clock

q₂ = Number of clock loads on the second routed array clock

r₁ = Fixed capacitance due to first routed array clock

r₂ = Fixed capacitance due to second routed array clock

C_{EQM} = Equivalent capacitance of logic modules in pF

C_{EQI} = Equivalent capacitance of input buffers in pF

C_{EQO} = Equivalent capacitance of output buffers in pF

C_{EQCR} = Equivalent capacitance of routed array clock in pF

C_L = Output load capacitance in pF

f_m = Average logic module switching rate in MHz

f_n = Average input buffer switching rate in MHz

f_p = Average output buffer switching rate in MHz

f_{q1} = Average first routed array clock rate in MHz

3.9.3 Output Drive Characteristics for 3.3 V PCI Signaling

Table 25 • DC Specification (3.3 V PCI Signaling)¹

Symbol	Parameter	Condition	PCI		MX		Units
			Min.	Max.	Min.	Max.	
VCCI	Supply Voltage for I/Os		3.0	3.6	3.0	3.6 ²	V
VIH	Input High Voltage		0.5	VCC + 0.5	0.5	VCCI + 0.3	V
VIL	Input Low Voltage		-0.5	0.8	-0.3	0.8	V
I _{IH}	Input High Leakage Current	VIN = 2.7 V		70		10	µA
I _{IL}	Input Leakage Current			-70		-10	µA
V _{OH}	Output High Voltage	I _{OUT} = -2 mA	0.9		3.3		V
V _{OL}	Output Low Voltage	I _{OUT} = 3 mA, 6 mA	0.1		0.1 VCCI		V
C _{IN}	Input Pin Capacitance			10		10	pF
C _{CLK}	CLK Pin Capacitance		5	12		10	pF
L _{PIN}	Pin Inductance			20		< 8 nH ³	nH

1. PCI Local Bus Specification, Version 2.1, Section 4.2.2.1.




2. Maximum rating for VCCI -0.5 V to 7.0V.

3. Dependent upon the chosen package. PCI recommends QFP and BGA packaging to reduce pin inductance and capacitance.

Table 26 • AC Specifications for (3.3 V PCI Signaling)^{*}

Symbol	Parameter	Condition	PCI		MX		Units
			Min.	Max.	Min.	Max.	
I _{CL}	Low Clamp Current	-5 < VIN ≤ -1	-25 + (VIN +1) /0.015		-60	-10	mA
Slew (r)	Output Rise Slew Rate	0.2 V to 0.6 V load	1		4	1.8	V/ns
Slew (f)	Output Fall Slew Rate	0.6 V to 0.2 V load	1		4	2.8	4.0
							V/ns


Note: *PCI Local Bus Specification, Version 2.1, Section 4.2.2.2.

Figure 22 • AC Test Loads**Figure 23 • Input Buffer Delays****Figure 24 • Module Delays**

3.10.2 Sequential Module Timing Characteristics

The following figure shows sequential module timing characteristics.

Figure 25 • Flip-Flops and Latches



Note: *D represents all data functions involving A, B, and S for multiplexed flip-flops.

3.10.3 Sequential Timing Characteristics

The following figures show sequential timing characteristics.

Figure 26 • Input Buffer Latches




Table 38 • A42MX09 Timing Characteristics (Nominal 5.0 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 4.75 V, TJ = 70°C)

Parameter / Description		–3 Speed		–2 Speed		–1 Speed		Std Speed		–F Speed		Units
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Input Module Propagation Delays												
t _{INYH}	Pad-to-Y HIGH			1.0	1.2	1.3	1.6	2.2	ns			
t _{INYL}	Pad-to-Y LOW			0.8	0.9	1.0	1.2	1.7	ns			
t _{INGH}	G to Y HIGH			1.3	1.4	1.6	1.9	2.7	ns			
t _{INGL}	G to Y LOW			1.3	1.4	1.6	1.9	2.7	ns			
Input Module Predicted Routing Delays²												
t _{IRD1}	FO = 1 Routing Delay			2.0	2.2	2.5	3.0	4.2	ns			
t _{IRD2}	FO = 2 Routing Delay			2.3	2.5	2.9	3.4	4.7	ns			
t _{IRD3}	FO = 3 Routing Delay			2.5	2.8	3.2	3.7	5.2	ns			
t _{IRD4}	FO = 4 Routing Delay			2.8	3.1	3.5	4.1	5.7	ns			
t _{IRD8}	FO = 8 Routing Delay			3.7	4.1	4.7	5.5	7.7	ns			
Global Clock Network												
t _{CKH}	Input LOW to HIGH	FO = 32		2.4	2.7	3.0	3.6	5.0	ns			
		FO = 256		2.7	3.0	3.4	4.0	5.5	ns			
t _{CKL}	Input HIGH to LOW	FO = 32		3.5	3.9	4.4	5.2	7.3	ns			
		FO = 256		3.9	4.3	4.9	5.7	8.0	ns			
t _{PWH}	Minimum Pulse Width HIGH	FO = 32	1.2	1.4	1.5	1.8	2.5	ns				
		FO = 256	1.3	1.5	1.7	2.0	2.7	ns				
t _{PWL}	Minimum Pulse Width LOW	FO = 32	1.2	1.4	1.5	1.8	2.5	ns				
		FO = 256	1.3	1.5	1.7	2.0	2.7	ns				
t _{CKSW}	Maximum Skew	FO = 32		0.3	0.3	0.4	0.5	0.6	ns			
		FO = 256		0.3	0.3	0.4	0.5	0.6	ns			
t _{SUEXT}	Input Latch External Set-Up	FO = 32	0.0	0.0	0.0	0.0	0.0	0.0	ns			
		FO = 256	0.0	0.0	0.0	0.0	0.0	0.0	ns			
t _{HEXT}	Input Latch External Hold	FO = 32	2.3	2.6	3.0	3.5	4.9	ns				
		FO = 256	2.2	2.4	3.3	3.9	5.5	ns				
t _P	Minimum Period	FO = 32	3.4	3.7	4.0	4.7	7.8	ns				
		FO = 256	3.7	4.1	4.5	5.2	8.6	ns				
f _{MAX}	Maximum Frequency	FO = 32		296	269	247	215	129	MHz			
		FO = 256		268	244	224	195	117	MHz			

Table 38 • A42MX09 Timing Characteristics (Nominal 5.0 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 4.75 V, TJ = 70°C)

Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
CMOS Output Module Timing⁵											
t _{DLH}	Data-to-Pad HIGH		2.4		2.7		3.1		3.6		5.1 ns
t _{DHL}	Data-to-Pad LOW		2.9		3.2		3.6		4.3		6.0 ns
t _{ENZH}	Enable Pad Z to HIGH		2.7		2.9		3.3		3.9		5.5 ns
t _{ENZL}	Enable Pad Z to LOW		2.9		3.2		3.7		4.3		6.1 ns
t _{ENHZ}	Enable Pad HIGH to Z		4.9		5.4		6.2		7.3		10.2 ns
t _{ENLZ}	Enable Pad LOW to Z		5.3		5.9		6.7		7.9		11.1 ns
t _{GLH}	G-to-Pad HIGH		4.2		4.6		5.2		6.1		8.6 ns
t _{GHL}	G-to-Pad LOW		4.2		4.6		5.2		6.1		8.6 ns
t _{LSU}	I/O Latch Set-Up	0.5		0.5		0.6		0.7		1.0	ns
t _{LH}	I/O Latch Hold	0.0		0.0		0.0		0.0		0.0	ns
t _{LCO}	I/O Latch Clock-to-Out (Pad-to-Pad), 64 Clock Loading		5.2		5.8		6.6		7.7		10.8 ns
t _{ACO}	Array Clock-to-Out (Pad-to-Pad), 64 Clock Loading		7.4		8.2		9.3		10.9		15.3 ns
d _{TLH}	Capacity Loading, LOW to HIGH	0.03		0.03		0.03		0.04		0.06	ns/pF
d _{THL}	Capacity Loading, HIGH to LOW	0.04		0.04		0.04		0.05		0.07	ns/pF

- For dual-module macros, use $t_{PD1} + t_{RD1} + t_{PDn}$, $t_{CO} + t_{RD1} + t_{PDn}$, or $t_{PD1} + t_{RD1} + t_{SUD}$, whichever is appropriate.
- Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.
- Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the Timer utility.
- Set-up and hold timing parameters for the input buffer latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the G input subtracts (adds) to the internal setup (hold) time.
- Delays based on 35 pF loading

Table 39 • A42MX09 Timing Characteristics (Nominal 3.3 V Operation) (Worst-Case Commercial Conditions, VCCA = 3.0 V, TJ = 70°C)

Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Logic Module Propagation Delays¹											
t _{PD1}	Single Module	1.6		1.8		2.1		2.5		3.5	ns
t _{CO}	Sequential Clock-to-Q	1.8		2.0		2.3		2.7		3.8	ns
t _{GO}	Latch G-to-Q	1.7		1.9		2.1		2.5		3.5	ns
t _{RS}	Flip-Flop (Latch) Reset-to-Q	2.0		2.2		2.5		2.9		4.1	ns
Logic Module Predicted Routing Delays²											
t _{RD1}	FO = 1 Routing Delay	1.0		1.1		1.2		1.4		2.0	ns
t _{RD2}	FO = 2 Routing Delay	1.3		1.4		1.6		1.9		2.7	ns
t _{RD3}	FO = 3 Routing Delay	1.6		1.8		2.0		2.4		3.3	ns

Table 42 • A42MX24 Timing Characteristics (Nominal 5.0 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 4.75 V, TJ = 70°C)

Parameter / Description		-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
TTL Output Module Timing⁵												
t _{DH}	Data-to-Pad HIGH	2.4		2.7		3.1		3.6		5.1		ns
t _{DHL}	Data-to-Pad LOW	2.8		3.2		3.6		4.2		5.9		ns
t _{ENZH}	Enable Pad Z to HIGH	2.5		2.8		3.2		3.8		5.3		ns
t _{ENZL}	Enable Pad Z to LOW	2.8		3.1		3.5		4.2		5.9		ns
t _{ENHZ}	Enable Pad HIGH to Z	5.2		5.7		6.5		7.6		10.7		ns
t _{ENLZ}	Enable Pad LOW to Z	4.8		5.3		6.0		7.1		9.9		ns
t _{GLH}	G-to-Pad HIGH	2.9		3.2		3.6		4.3		6.0		ns
t _{GHL}	G-to-Pad LOW	2.9		3.2		3.6		4.3		6.0		ns
t _{LSU}	I/O Latch Output Set-Up	0.5		0.5		0.6		0.7		1.0		ns
t _{LH}	I/O Latch Output Hold	0.0		0.0		0.0		0.0		0.0		ns
t _{LCO}	I/O Latch Clock-to-Out (Pad-to-Pad) 32 I/O	5.6		6.1		6.9		8.1		11.4		ns
t _{ACO}	Array Latch Clock-to-Out (Pad-to-Pad) 32 I/O	10.6		11.8		13.4		15.7		22.0		ns
d _{TLH}	Capacitive Loading, LOW to HIGH	0.04		0.04		0.04		0.05		0.07		ns/pF
d _{THL}	Capacitive Loading, HIGH to LOW	0.03		0.03		0.03		0.04		0.06		ns/pF

Table 43 • A42MX24 Timing Characteristics (Nominal 3.3 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 3.0 V, TJ = 70°C)

Parameter / Description		-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Input Module Predicted Routing Delays²												
t _{IRD1}	FO = 1 Routing Delay			2.6		2.9		3.2		3.8		5.3 ns
t _{IRD2}	FO = 2 Routing Delay			2.9		3.2		3.6		4.3		6.0 ns
t _{IRD3}	FO = 3 Routing Delay			3.2		3.6		4.0		4.8		6.6 ns
t _{IRD4}	FO = 4 Routing Delay			3.5		3.9		4.4		5.2		7.3 ns
t _{IRD8}	FO = 8 Routing Delay			4.8		5.3		6.1		7.1		10.0 ns
Global Clock Network												
t _{CKH}	Input LOW to HIGH	FO = 32		4.4		4.8		5.5		6.5		9.1 ns
		FO = 486		4.8		5.3		6.0		7.1		10.0 ns
t _{CKL}	Input HIGH to LOW	FO = 32		5.1		5.7		6.4		7.6		10.6 ns
		FO = 486		6.0		6.6		7.5		8.8		12.4 ns
t _{PWH}	Minimum Pulse Width HIGH	FO = 32	3.0		3.3		3.8		4.5		6.3	ns
		FO = 486	3.3		3.7		4.2		4.9		6.9	ns
t _{PWL}	Minimum Pulse Width LOW	FO = 32	3.0		3.4		3.8		4.5		6.3	ns
		FO = 486	3.3		3.7		4.2		4.9		6.9	ns
t _{CKSW}	Maximum Skew	FO = 32		0.8		0.8		1.0		1.1		1.6 ns
		FO = 486		0.8		0.8		1.0		1.1		1.6 ns
t _{SUEXT}	Input Latch External Set-Up	FO = 32	0.0		0.0		0.0		0.0		0.0	ns
		FO = 486	0.0		0.0		0.0		0.0		0.0	ns
TTL Output Module Timing⁵												
t _{DLH}	Data-to-Pad HIGH			3.4		3.8		4.3		5.0		7.1 ns
t _{DHL}	Data-to-Pad LOW			4.0		4.4		5.0		5.9		8.3 ns
t _{ENZH}	Enable Pad Z to HIGH			3.6		4.0		4.5		5.3		7.4 ns
t _{ENZL}	Enable Pad Z to LOW			3.9		4.4		5.0		5.8		8.2 ns
t _{ENHZ}	Enable Pad HIGH to Z			7.2		8.0		9.1		10.7		14.9 ns
t _{ENLZ}	Enable Pad LOW to Z			6.7		7.5		8.5		9.9		13.9 ns
t _{GLH}	G-to-Pad HIGH			4.8		5.3		6.0		7.2		10.0 ns
t _{GHL}	G-to-Pad LOW			4.8		5.3		6.0		7.2		10.0 ns
t _{LSU}	I/O Latch Output Set-Up			0.7		0.7		0.8		1.0		1.4 ns

Table 45 • A42MX36 Timing Characteristics (Nominal 3.3 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 3.0 V, TJ = 70°C)

Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
Input Module Predicted Routing Delays²											
t _{IRD1}	FO = 1 Routing Delay		2.8	3.1	3.5	4.1	4.1	5.7	ns		
t _{IRD2}	FO = 2 Routing Delay		3.2	3.5	4.1	4.8	4.8	6.7	ns		
t _{IRD3}	FO = 3 Routing Delay		3.7	4.1	4.7	5.5	5.5	7.7	ns		
t _{IRD4}	FO = 4 Routing Delay		4.2	4.6	5.3	6.2	6.2	8.7	ns		
t _{IRD8}	FO = 8 Routing Delay		6.1	6.8	7.7	9.0	9.0	12.6	ns		
Global Clock Network											
t _{CKH}	Input LOW to HIGH	FO = 32	4.6	5.1	5.7	6.7	6.7	9.3	ns		
		FO = 635	5.0	5.6	6.3	7.4	7.4	10.3	ns		
t _{CKL}	Input HIGH to LOW	FO = 32	5.3	5.9	6.7	7.8	7.8	11.0	ns		
		FO = 635	6.8	7.6	8.6	10.1	10.1	14.1	ns		
t _{PWH}	Minimum Pulse Width HIGH	FO = 32	2.5	2.7	3.1	3.6	3.6	5.1	ns		
		FO = 635	2.8	3.1	3.5	4.1	4.1	5.7	ns		
t _{PWL}	Minimum Pulse Width LOW	FO = 32	2.5	2.7	3.1	3.6	3.6	5.1	ns		
		FO = 635	2.8	3.1	3.5	4.1	4.1	5.7	ns		
t _{CKSW}	Maximum Skew	FO = 32	1.0	1.2	1.3	1.5	1.5	2.2	ns		
		FO = 635	1.0	1.2	1.3	1.5	1.5	2.2	ns		
t _{SUEXT}	Input Latch External Set-Up	FO = 32	0.0	0.0	0.0	0.0	0.0	0.0	ns		
		FO = 635	0.0	0.0	0.0	0.0	0.0	0.0	ns		
t _{HEXT}	Input Latch External Hold	FO = 32	4.0	4.4	5.0	5.9	5.9	8.2	ns		
		FO = 635	4.6	5.2	5.9	6.9	6.9	9.6	ns		
t _P	Minimum Period (1/f _{MAX})	FO = 32	9.2	10.2	11.1	12.7	12.7	21.2	ns		
		FO = 635	9.9	11.0	12.0	13.8	13.8	23.0	ns		
f _{MAX}	Maximum Datapath Frequency	FO = 32	108	98	90	79	79	47	MHz		
		FO = 635	100	91	83	73	73	44	MHz		
TTL Output Module Timing⁵											
t _{DLH}	Data-to-Pad HIGH		3.6	4.0	4.5	5.3	5.3	7.4	ns		
t _{DHL}	Data-to-Pad LOW		4.2	4.6	5.2	6.2	6.2	8.6	ns		
t _{ENZH}	Enable Pad Z to HIGH		3.7	4.2	4.7	5.5	5.5	7.7	ns		
t _{ENZL}	Enable Pad Z to LOW		4.1	4.6	5.2	6.1	6.1	8.5	ns		
t _{ENHZ}	Enable Pad HIGH to Z		7.34	8.2	9.3	10.9	10.9	15.3	ns		
TTL Output Module Timing⁵											
t _{ENLZ}	Enable Pad LOW to Z		6.9	7.6	8.7	10.2	10.2	14.3	ns		
t _{GLH}	G-to-Pad HIGH		4.9	5.5	6.2	7.3	7.3	10.2	ns		
t _{GHL}	G-to-Pad LOW		4.9	5.5	6.2	7.3	7.3	10.2	ns		
t _{LSU}	I/O Latch Output Set-Up		0.7	0.7	0.8	1.0	1.0	1.4	ns		
t _{LH}	I/O Latch Output Hold		0.0	0.0	0.0	0.0	0.0	0.0	ns		
t _{LCO}	I/O Latch Clock-to-Out (Pad-to-Pad) 32 I/O		7.9	8.8	10.0	11.8	11.8	16.5	ns		

Table 49 • PL84

PL84	Pin Number	A40MX04 Function	A42MX09 Function	A42MX16 Function	A42MX24 Function
10	I/O		DCLK, I/O	DCLK, I/O	DCLK, I/O
11	I/O		I/O	I/O	I/O
12	NC		MODE	MODE	MODE
13	I/O		I/O	I/O	I/O
14	I/O		I/O	I/O	I/O
15	I/O		I/O	I/O	I/O
16	I/O		I/O	I/O	I/O
17	I/O		I/O	I/O	I/O
18	GND		I/O	I/O	I/O
19	GND		I/O	I/O	I/O
20	I/O		I/O	I/O	I/O
21	I/O		I/O	I/O	I/O
22	I/O		VCCA	VCCI	VCCI
23	I/O		VCCI	VCCA	VCCA
24	I/O		I/O	I/O	I/O
25	VCC		I/O	I/O	I/O
26	VCC		I/O	I/O	I/O
27	I/O		I/O	I/O	I/O
28	I/O		GND	GND	GND
29	I/O		I/O	I/O	I/O
30	I/O		I/O	I/O	I/O
31	I/O		I/O	I/O	I/O
32	I/O		I/O	I/O	I/O
33	VCC		I/O	I/O	I/O
34	I/O		I/O	I/O	TMS, I/O
35	I/O		I/O	I/O	TDI, I/O
36	I/O		I/O	I/O	WD, I/O
37	I/O		I/O	I/O	I/O
38	I/O		I/O	I/O	WD, I/O
39	I/O		I/O	I/O	WD, I/O
40	GND		I/O	I/O	I/O
41	I/O		I/O	I/O	I/O
42	I/O		I/O	I/O	I/O
43	I/O		VCCA	VCCA	VCCA
44	I/O		I/O	I/O	WD, I/O
45	I/O		I/O	I/O	WD, I/O
46	VCC		I/O	I/O	WD, I/O

Table 52 • PQ160

PQ160	Pin Number	A42MX09 Function	A42MX16 Function	A42MX24 Function
	95	I/O	I/O	I/O
	96	I/O	I/O	WD, I/O
	97	I/O	I/O	I/O
	98	VCCA	VCCA	VCCA
	99	GND	GND	GND
	100	NC	I/O	I/O
	101	I/O	I/O	I/O
	102	I/O	I/O	I/O
	103	NC	I/O	I/O
	104	I/O	I/O	I/O
	105	I/O	I/O	I/O
	106	I/O	I/O	WD, I/O
	107	I/O	I/O	WD, I/O
	108	I/O	I/O	I/O
	109	GND	GND	GND
	110	NC	I/O	I/O
	111	I/O	I/O	WD, I/O
	112	I/O	I/O	WD, I/O
	113	I/O	I/O	I/O
	114	NC	VCCI	VCCI
	115	I/O	I/O	WD, I/O
	116	NC	I/O	WD, I/O
	117	I/O	I/O	I/O
	118	I/O	I/O	TDI, I/O
	119	I/O	I/O	TMS, I/O
	120	GND	GND	GND
	121	I/O	I/O	I/O
	122	I/O	I/O	I/O
	123	I/O	I/O	I/O
	124	NC	I/O	I/O
	125	GND	GND	GND
	126	I/O	I/O	I/O
	127	I/O	I/O	I/O
	128	I/O	I/O	I/O
	129	NC	I/O	I/O
	130	GND	GND	GND
	131	I/O	I/O	I/O

Table 52 • PQ160


PQ160	Pin Number	A42MX09 Function	A42MX16 Function	A42MX24 Function
	132	I/O	I/O	I/O
	133	I/O	I/O	I/O
	134	I/O	I/O	I/O
	135	NC	VCCA	VCCA
	136	I/O	I/O	I/O
	137	I/O	I/O	I/O
	138	NC	VCCA	VCCA
	139	VCCI	VCCI	VCCI
	140	GND	GND	GND
	141	NC	I/O	I/O
	142	I/O	I/O	I/O
	143	I/O	I/O	I/O
	144	I/O	I/O	I/O
	145	GND	GND	GND
	146	NC	I/O	I/O
	147	I/O	I/O	I/O
	148	I/O	I/O	I/O
	149	I/O	I/O	I/O
	150	NC	VCCA	VCCA
	151	NC	I/O	I/O
	152	NC	I/O	I/O
	153	NC	I/O	I/O
	154	NC	I/O	I/O
	155	GND	GND	GND
	156	I/O	I/O	I/O
	157	I/O	I/O	I/O
	158	I/O	I/O	I/O
	159	MODE	MODE	MODE
	160	GND	GND	GND

Table 53 • PQ208

PQ208	Pin Number	A42MX16 Function	A42MX24 Function	A42MX36 Function
	95	NC	I/O	I/O
	96	NC	I/O	I/O
	97	NC	I/O	I/O
	98	VCCI	VCCI	VCCI
	99	I/O	I/O	I/O
	100	I/O	WD, I/O	WD, I/O
	101	I/O	WD, I/O	WD, I/O
	102	I/O	I/O	I/O
	103	SDO, I/O	SDO, TDO, I/O	SDO, TDO, I/O
	104	I/O	I/O	I/O
	105	GND	GND	GND
	106	NC	VCCA	VCCA
	107	I/O	I/O	I/O
	108	I/O	I/O	I/O
	109	I/O	I/O	I/O
	110	I/O	I/O	I/O
	111	I/O	I/O	I/O
	112	NC	I/O	I/O
	113	NC	I/O	I/O
	114	NC	I/O	I/O
	115	NC	I/O	I/O
	116	I/O	I/O	I/O
	117	I/O	I/O	I/O
	118	I/O	I/O	I/O
	119	I/O	I/O	I/O
	120	I/O	I/O	I/O
	121	I/O	I/O	I/O
	122	I/O	I/O	I/O
	123	I/O	I/O	I/O
	124	I/O	I/O	I/O
	125	I/O	I/O	I/O
	126	GND	GND	GND
	127	I/O	I/O	I/O
	128	I/O	TCK, I/O	TCK, I/O
	129	LP	LP	LP
	130	VCCA	VCCA	VCCA
	131	GND	GND	GND

Table 54 • PQ240

PQ240	
Pin Number	A42MX36 Function
237	GND
238	MODE
239	VCCA
240	GND

Figure 46 • VQ80**Table 55 • VQ80**

VQ80		
Pin Number	A40MX02 Function	A40MX04 Function
1	I/O	I/O
2	NC	I/O
3	NC	I/O
4	NC	I/O
5	I/O	I/O
6	I/O	I/O
7	GND	GND
8	I/O	I/O
9	I/O	I/O
10	I/O	I/O
11	I/O	I/O
12	I/O	I/O

Table 57 • TQ176

TQ176			
Pin Number	A42MX09 Function	A42MX16 Function	A42MX24 Function
47	I/O	I/O	TDI, I/O
48	I/O	I/O	I/O
49	I/O	I/O	WD, I/O
50	I/O	I/O	WD, I/O
51	I/O	I/O	I/O
52	NC	VCCI	VCCI
53	I/O	I/O	I/O
54	NC	I/O	I/O
55	NC	I/O	WD, I/O
56	I/O	I/O	WD, I/O
57	NC	NC	I/O
58	I/O	I/O	I/O
59	I/O	I/O	WD, I/O
60	I/O	I/O	WD, I/O
61	NC	I/O	I/O
62	I/O	I/O	I/O
63	I/O	I/O	I/O
64	NC	I/O	I/O
65	I/O	I/O	I/O
66	NC	I/O	I/O
67	GND	GND	GND
68	VCCA	VCCA	VCCA
69	I/O	I/O	WD, I/O
70	I/O	I/O	WD, I/O
71	I/O	I/O	I/O
72	I/O	I/O	I/O
73	I/O	I/O	I/O
74	NC	I/O	I/O
75	I/O	I/O	I/O
76	I/O	I/O	I/O
77	NC	NC	WD, I/O
78	NC	I/O	WD, I/O
79	I/O	I/O	I/O
80	NC	I/O	I/O
81	I/O	I/O	I/O
82	NC	VCCI	VCCI
83	I/O	I/O	I/O

Table 57 • TQ176

TQ176	Pin Number	A42MX09 Function	A42MX16 Function	A42MX24 Function
	84	I/O	I/O	WD, I/O
	85	I/O	I/O	WD, I/O
	86	NC	I/O	I/O
	87	SDO, I/O	SDO, I/O	SDO, TDO, I/O
	88	I/O	I/O	I/O
	89	GND	GND	GND
	90	I/O	I/O	I/O
	91	I/O	I/O	I/O
	92	I/O	I/O	I/O
	93	I/O	I/O	I/O
	94	I/O	I/O	I/O
	95	I/O	I/O	I/O
	96	NC	I/O	I/O
	97	NC	I/O	I/O
	98	I/O	I/O	I/O
	99	I/O	I/O	I/O
	100	I/O	I/O	I/O
	101	NC	NC	I/O
	102	I/O	I/O	I/O
	103	NC	I/O	I/O
	104	I/O	I/O	I/O
	105	I/O	I/O	I/O
	106	GND	GND	GND
	107	NC	I/O	I/O
	108	NC	I/O	TCK, I/O
	109	LP	LP	LP
	110	VCCA	VCCA	VCCA
	111	GND	GND	GND
	112	VCCI	VCCI	VCCI
	113	VCCA	VCCA	VCCA
	114	NC	I/O	I/O
	115	NC	I/O	I/O
	116	NC	VCCA	VCCA
	117	I/O	I/O	I/O
	118	I/O	I/O	I/O
	119	I/O	I/O	I/O
	120	I/O	I/O	I/O

Table 59 • CQ256

CQ256	
Pin Number	A42MX36 Function
170	VCCA
171	I/O
172	I/O
173	I/O
174	I/O
175	I/O
176	I/O
177	I/O
178	I/O
179	I/O
180	GND
181	I/O
182	I/O
183	I/O
184	I/O
185	I/O
186	I/O
187	I/O
188	MODE
189	VCCA
190	GND
191	NC
192	NC
193	NC
194	I/O
195	DCLK, I/O
196	I/O
197	I/O
198	I/O
199	WD, I/O
200	WD, I/O
201	VCCI
202	I/O
203	I/O
204	I/O
205	I/O
206	GND

Table 60 • BG272

BG272	
Pin Number	A42MX36 Function
M10	GND
M11	GND
M12	GND
M17	I/O
M18	I/O
M19	I/O
M20	I/O
N1	I/O
N2	I/O
N3	I/O
N4	VCCI
N17	VCCI
N18	I/O
N19	I/O
N20	I/O
P1	I/O
P2	I/O
P3	I/O
P4	VCCA
P17	I/O
P18	I/O
P19	I/O
P20	I/O
R1	I/O
R2	I/O
R3	I/O
R4	VCCI
R17	VCCI
R18	I/O
R19	I/O
R20	I/O
T1	I/O
T2	I/O
T3	I/O
T4	I/O
T17	VCCA
T18	I/O

Figure 53 • CQ172**Table 62 • CQ172**

CQ172	
Pin Number	A42MX16 Function
1	MODE
2	I/O
3	I/O
4	I/O
5	I/O
6	I/O
7	GND
8	I/O
9	I/O
10	I/O
11	I/O
12	VCC
13	I/O
14	I/O
15	I/O
16	I/O
17	GND
18	I/O
19	I/O
20	I/O