




Welcome to [E-XFL.COM](https://www.e-xfl.com)

### Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)



Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

|                                |                                                                                                                                                                   |
|--------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status                 | Active                                                                                                                                                            |
| Number of LABs/CLBs            | -                                                                                                                                                                 |
| Number of Logic Elements/Cells | -                                                                                                                                                                 |
| Total RAM Bits                 | -                                                                                                                                                                 |
| Number of I/O                  | 34                                                                                                                                                                |
| Number of Gates                | 6000                                                                                                                                                              |
| Voltage - Supply               | 3V ~ 3.6V, 4.5V ~ 5.5V                                                                                                                                            |
| Mounting Type                  | Surface Mount                                                                                                                                                     |
| Operating Temperature          | -40°C ~ 85°C (TA)                                                                                                                                                 |
| Package / Case                 | 44-LCC (J-Lead)                                                                                                                                                   |
| Supplier Device Package        | 44-PLCC (16.59x16.59)                                                                                                                                             |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/microchip-technology/a40mx04-1plg44i">https://www.e-xfl.com/product-detail/microchip-technology/a40mx04-1plg44i</a> |

**Figure 8 • Clock Networks of 42MX Devices****Figure 9 • Quadrant Clock Network of A42MX36 Devices**

**Note:** \*QCLK1IN, QCLK2IN, QCLK3IN, and QCLK4IN are internally-generated signals.

### 3.2.5 MultiPlex I/O Modules

42MX devices feature Multiplex I/Os and support 5.0 V, 3.3 V, and mixed 3.3 V/5.0 V operations.

The MultiPlex I/O modules provide the interface between the device pins and the logic array. Figure 10, page 12 is a block diagram of the 42MX I/O module. A variety of user functions, determined by a library macro selection, can be implemented in the module. (See the *Antifuse Macro Library Guide* for more information.) All 42MX I/O modules contain tristate buffers, with input and output latches that can be configured for input, output, or bidirectional operation.

All 42MX devices contain flexible I/O structures, where each output pin has a dedicated output-enable control (Figure 10, page 12). The I/O module can be used to latch input or output data, or both, providing fast set-up time. In addition, the Designer software tools can build a D-type flip-flop using a C-module combined with an I/O module to register input and output signals. See the *Antifuse Macro Library Guide* for more details.

A42MX24 and A42MX36 devices also offer selectable PCI output drives, enabling 100% compliance with version 2.1 of the PCI specification. For low-power systems, all inputs and outputs are turned off to reduce current consumption to below 500  $\mu$ A.

To achieve 5.0 V or 3.3 V PCI-compliant output drives on A42MX24 and A42MX36 devices, a chip-wide PCI fuse is programmed via the Device Selection Wizard in the Designer software (Figure 11, page 12). When the PCI fuse is not programmed, the output drive is standard.

- VCCA = Power supply in volts (V)
- F = Switching frequency in megahertz (MHz)

### 3.4.4 Equivalent Capacitance

Equivalent capacitance is calculated by measuring ICC<sub>active</sub> at a specified frequency and voltage for each circuit component of interest. Measurements have been made over a range of frequencies at a fixed value of VCC. Equivalent capacitance is frequency-independent, so the results can be used over a wide range of operating conditions. Equivalent capacitance values are shown below.

### 3.4.5 C<sub>EQ</sub> Values for Microsemi MX FPGAs

Modules (C<sub>EQM</sub>) 3.5

Input Buffers (C<sub>EQI</sub>) 6.9

Output Buffers (C<sub>EQO</sub>) 18.2

Routed Array Clock Buffer Loads (C<sub>EQCR</sub>) 1.4

To calculate the active power dissipated from the complete design, the switching frequency of each part of the logic must be known. The equation below shows a piece-wise linear summation over all components.

$$\text{Power} = VCCA^2 * [(m \times C_{EQM} * f_m)_{\text{modules}} + (n * C_{EQI} * f_n)_{\text{inputs}} + (p * (C_{EQO} + C_L) * f_p)_{\text{outputs}} + 0.5 * (q_1 * C_{EQCR} * f_{q1})_{\text{routed\_Clk1}} + (r_1 * f_{q1})_{\text{routed\_Clk1}} + 0.5 * (q_2 * C_{EQCR} * f_{q2})_{\text{routed\_Clk2}} + (r_2 * f_{q2})_{\text{routed\_Clk2}}] \quad (2)$$

**EQ 3**

where:

m = Number of logic modules switching at frequency f<sub>m</sub>

n = Number of input buffers switching at frequency f<sub>n</sub>

p = Number of output buffers switching at frequency f<sub>p</sub>

q<sub>1</sub> = Number of clock loads on the first routed array clock

q<sub>2</sub> = Number of clock loads on the second routed array clock

r<sub>1</sub> = Fixed capacitance due to first routed array clock

r<sub>2</sub> = Fixed capacitance due to second routed array clock

C<sub>EQM</sub> = Equivalent capacitance of logic modules in pF

C<sub>EQI</sub> = Equivalent capacitance of input buffers in pF

C<sub>EQO</sub> = Equivalent capacitance of output buffers in pF

C<sub>EQCR</sub> = Equivalent capacitance of routed array clock in pF

C<sub>L</sub> = Output load capacitance in pF

f<sub>m</sub> = Average logic module switching rate in MHz

f<sub>n</sub> = Average input buffer switching rate in MHz

f<sub>p</sub> = Average output buffer switching rate in MHz

f<sub>q1</sub> = Average first routed array clock rate in MHz

$f_{q2}$  = Average second routed array clock rate in MHz)

**Table 7 • Fixed Capacitance Values for MX FPGAs (pF)**

| Device Type | r1 routed_Clk1 | r2 routed_Clk2 |
|-------------|----------------|----------------|
| A40MX02     | 41.4           | N/A            |
| A40MX04     | 68.6           | N/A            |
| A42MX09     | 118            | 118            |
| A42MX16     | 165            | 165            |
| A42MX24     | 185            | 185            |
| A42MX36     | 220            | 220            |

### 3.4.6 Test Circuitry and Silicon Explorer II Probe

MX devices contain probing circuitry that provides built-in access to every node in a design, via the use of Silicon Explorer II. Silicon Explorer II is an integrated hardware and software solution that, in conjunction with the Designer software, allow users to examine any of the internal nets of the device while it is operating in a prototyping or a production system. The user can probe into an MX device without changing the placement and routing of the design and without using any additional resources. Silicon Explorer II's noninvasive method does not alter timing or loading effects, thus shortening the debug cycle and providing a true representation of the device under actual functional situations.

Silicon Explorer II samples data at 100 MHz (asynchronous) or 66 MHz (synchronous). Silicon Explorer II attaches to a PC's standard COM port, turning the PC into a fully functional 18-channel logic analyzer. Silicon Explorer II allows designers to complete the design verification process at their desks and reduces verification time from several hours per cycle to a few seconds.


Silicon Explorer II is used to control the MODE, DCLK, SDI and SDO pins in MX devices to select the desired nets for debugging. The user simply assigns the selected internal nets in the Silicon Explorer II software to the PRA/PRB output pins for observation. Probing functionality is activated when the MODE pin is held HIGH.

Figure 12, page 16 illustrates the interconnection between Silicon Explorer II and 40MX devices, while Figure 13, page 17 illustrates the interconnection between Silicon Explorer II and 42MX devices

To allow for probing capabilities, the security fuses must not be programmed. (See User Security, page 12 for the security fuses of 40MX and 42MX devices). Table 8, page 17 summarizes the possible device configurations for probing.

PRA and PRB pins are dual-purpose pins. When the "Reserve Probe Pin" is checked in the Designer software, PRA and PRB pins are reserved as dedicated outputs for probing. If PRA and PRB pins are required as user I/Os to achieve successful layout and "Reserve Probe Pin" is checked, the layout tool will override the option and place user I/Os on PRA and PRB pins.

**Figure 12 • Silicon Explorer II Setup with 40MX**



Additionally, the back-annotation flow is compatible with all the major simulators and the simulation results can be cross-probed with Silicon Explorer II, Microsemi's integrated verification and logic analysis tool. Another tool included in the Libero software is the SmartGen macro builder, which easily creates popular and commonly used logic functions for implementation into your schematic or HDL design.

Microsemi's Libero software is compatible with the most popular FPGA design entry and verification tools from companies such as Mentor Graphics, Synopsys, and Cadence design systems.

See the Libero IDE web content at [www.microsemi.com/soc/products/software/libero/default.aspx](http://www.microsemi.com/soc/products/software/libero/default.aspx) for further information on licensing and current operating system support.

## 3.6 Related Documents

The following sections give the list of related documents which can be referred for this datasheet.

### 3.6.1 Application Notes

- *AC278: BSDL Files Format Description*
- *AC225: Programming Antifuse Devices*
- *AC168: Implementation of Security in Microsemi Antifuse FPGAs*

### 3.6.2 User Guides and Manuals

- *Antifuse Macro Library Guide*
- *Silicon Sculptor Programmers User Guide*

### 3.6.3 Miscellaneous

*Libero IDE Flow Diagram*

## 3.7 5.0 V Operating Conditions

The following tables show 5.0 V operating conditions.

**Table 12 • Absolute Maximum Ratings for 40MX Devices\***

| Symbol           | Parameter           | Limits          | Units |
|------------------|---------------------|-----------------|-------|
| VCC              | DC Supply Voltage   | −0.5 to +7.0    | V     |
| VI               | Input Voltage       | −0.5 to VCC+0.5 | V     |
| VO               | Output Voltage      | −0.5 to VCC+0.5 | V     |
| t <sub>STG</sub> | Storage Temperature | −65 to +150     | °C    |

**Note:** \*Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. Exposure to absolute maximum rated conditions for extended periods may affect device reliability. Devices should not be operated outside the recommended operating conditions.


**Table 13 • Absolute Maximum Ratings for 42MX Devices\***

| Symbol           | Parameter                   | Limits           | Units |
|------------------|-----------------------------|------------------|-------|
| VCCI             | DC Supply Voltage for I/Os  | −0.5 to +7.0     | V     |
| VCCA             | DC Supply Voltage for Array | −0.5 to +7.0     | V     |
| VI               | Input Voltage               | −0.5 to VCCI+0.5 | V     |
| VO               | Output Voltage              | −0.5 to VCCI+0.5 | V     |
| t <sub>STG</sub> | Storage Temperature         | −65 to +150      | °C    |

### 3.10.2 Sequential Module Timing Characteristics

The following figure shows sequential module timing characteristics.

**Figure 25 • Flip-Flops and Latches**





**Note:** \*D represents all data functions involving A, B, and S for multiplexed flip-flops.

### 3.10.3 Sequential Timing Characteristics

The following figures show sequential timing characteristics.

**Figure 26 • Input Buffer Latches**




**Figure 35 • 40MX Junction Temperature and Voltage Derating Curves (Normalized to  $T_J = 25^\circ\text{C}$ ,  $V_{CC} = 5.0\text{ V}$ )**

**Note:** This derating factor applies to all routing and propagation delays

**Table 30 • 42MX Temperature and Voltage Derating Factors (Normalized to  $T_J = 25^\circ\text{C}$ ,  $V_{CCA} = 3.3\text{ V}$ )**

| 42MX Voltage | Temperature |       |      |      |      |      |       |
|--------------|-------------|-------|------|------|------|------|-------|
|              | -55°C       | -40°C | 0°C  | 25°C | 70°C | 85°C | 125°C |
| 3.00         | 0.97        | 1.00  | 1.10 | 1.15 | 1.32 | 1.36 | 1.45  |
| 3.30         | 0.84        | 0.87  | 0.96 | 1.00 | 1.15 | 1.18 | 1.26  |
| 3.60         | 0.81        | 0.84  | 0.92 | 0.96 | 1.10 | 1.13 | 1.21  |

**Figure 36 • 42MX Junction Temperature and Voltage Derating Curves (Normalized to  $T_J = 25^\circ\text{C}$ ,  $V_{CCA} = 3.3\text{ V}$ )**

**Note:** This derating factor applies to all routing and propagation delays

**Table 31 • 40MX Temperature and Voltage Derating Factors (Normalized to  $T_J = 25^\circ\text{C}$ ,  $V_{CC} = 3.3\text{ V}$ )**

| 40MX Voltage | Temperature |       |      |      |      |      |       |
|--------------|-------------|-------|------|------|------|------|-------|
|              | -55°C       | -40°C | 0°C  | 25°C | 70°C | 85°C | 125°C |
| 3.00         | 1.08        | 1.12  | 1.21 | 1.26 | 1.50 | 1.64 | 2.00  |
| 3.30         | 0.86        | 0.89  | 0.96 | 1.00 | 1.19 | 1.30 | 1.59  |

**Table 37 • A40MX04 Timing Characteristics (Nominal 3.3 V Operation) (continued)(Worst-Case Commercial Conditions, VCC = 3.0 V, T<sub>J</sub> = 70°C)**

| Parameter / Description                            |                          |                     | –3 Speed   |      | –2 Speed   |      | –1 Speed   |      | Std Speed    |      | –F Speed     |      | Units |
|----------------------------------------------------|--------------------------|---------------------|------------|------|------------|------|------------|------|--------------|------|--------------|------|-------|
|                                                    |                          |                     | Min.       | Max. | Min.       | Max. | Min.       | Max. | Min.         | Max. | Min.         | Max. |       |
| Input Module Predicted Routing Delays <sup>1</sup> |                          |                     |            |      |            |      |            |      |              |      |              |      |       |
| t <sub>IRD1</sub>                                  | FO = 1 Routing Delay     |                     | 2.9        |      | 3.3        |      | 3.8        |      | 4.5          |      | 6.3          |      | ns    |
| t <sub>IRD2</sub>                                  | FO = 2 Routing Delay     |                     | 3.6        |      | 4.2        |      | 4.8        |      | 5.6          |      | 7.8          |      | ns    |
| t <sub>IRD3</sub>                                  | FO = 3 Routing Delay     |                     | 4.4        |      | 5.0        |      | 5.7        |      | 6.7          |      | 9.4          |      | ns    |
| t <sub>IRD4</sub>                                  | FO = 4 Routing Delay     |                     | 5.1        |      | 5.9        |      | 6.7        |      | 7.8          |      | 11.0         |      | ns    |
| t <sub>IRD8</sub>                                  | FO = 8 Routing Delay     |                     | 8.0        |      | 9.3        |      | 10.5       |      | 12.4         |      | 17.2         |      | ns    |
| Global Clock Network                               |                          |                     |            |      |            |      |            |      |              |      |              |      |       |
| t <sub>CKH</sub>                                   | Input LOW to HIGH        | FO = 16<br>FO = 128 | 6.4<br>6.4 |      | 7.4<br>7.4 |      | 8.4<br>8.4 |      | 9.9<br>9.9   |      | 13.8<br>13.8 |      | ns    |
| t <sub>CKL</sub>                                   | Input HIGH to LOW        | FO = 16<br>FO = 128 | 6.8<br>6.8 |      | 7.8<br>7.8 |      | 8.9<br>8.9 |      | 10.4<br>10.4 |      | 14.6<br>14.6 |      | ns    |
| t <sub>PWH</sub>                                   | Minimum Pulse Width HIGH | FO = 16<br>FO = 128 | 3.1<br>3.3 |      | 3.6<br>3.8 |      | 4.1<br>4.3 |      | 4.8<br>5.1   |      | 6.7<br>7.1   |      | ns    |
| t <sub>PWL</sub>                                   | Minimum Pulse Width LOW  | FO = 16<br>FO = 128 | 3.1<br>3.3 |      | 3.6<br>3.8 |      | 4.1<br>4.3 |      | 4.8<br>5.1   |      | 6.7<br>7.1   |      | ns    |
| t <sub>CKSW</sub>                                  | Maximum Skew             | FO = 16<br>FO = 128 | 0.6<br>0.8 |      | 0.6<br>0.9 |      | 0.7<br>1.0 |      | 0.8<br>1.2   |      | 1.2<br>1.6   |      | ns    |
| t <sub>P</sub>                                     | Minimum Period           | FO = 16<br>FO = 128 | 6.5<br>6.8 |      | 7.5<br>7.8 |      | 8.5<br>8.9 |      | 10.1<br>10.4 |      | 14.1<br>14.6 |      | ns    |
| f <sub>MAX</sub>                                   | Maximum Frequency        | FO = 16<br>FO = 128 | 113<br>109 |      | 105<br>101 |      | 96<br>92   |      | 83<br>80     |      | 50<br>48     |      | MHz   |
| TTL Output Module Timing <sup>4</sup>              |                          |                     |            |      |            |      |            |      |              |      |              |      |       |
| t <sub>DLH</sub>                                   | Data-to-Pad HIGH         |                     | 4.7        |      | 5.4        |      | 6.1        |      | 7.2          |      | 10.0         |      | ns    |
| t <sub>DHL</sub>                                   | Data-to-Pad LOW          |                     | 5.6        |      | 6.4        |      | 7.3        |      | 8.6          |      | 12.0         |      | ns    |
| t <sub>ENZH</sub>                                  | Enable Pad Z to HIGH     |                     | 5.2        |      | 6.0        |      | 6.9        |      | 8.1          |      | 11.3         |      | ns    |
| t <sub>ENZL</sub>                                  | Enable Pad Z to LOW      |                     | 6.6        |      | 7.6        |      | 8.6        |      | 10.1         |      | 14.1         |      | ns    |
| t <sub>ENHZ</sub>                                  | Enable Pad HIGH to Z     |                     | 11.1       |      | 12.8       |      | 14.5       |      | 17.1         |      | 23.9         |      | ns    |
| t <sub>ENLZ</sub>                                  | Enable Pad LOW to Z      |                     | 8.2        |      | 9.5        |      | 10.7       |      | 12.6         |      | 17.7         |      | ns    |
| d <sub>TLH</sub>                                   | Delta LOW to HIGH        |                     | 0.03       |      | 0.03       |      | 0.04       |      | 0.04         |      | 0.06         |      | ns/pF |
| d <sub>THL</sub>                                   | Delta HIGH to LOW        |                     | 0.04       |      | 0.04       |      | 0.05       |      | 0.06         |      | 0.08         |      | ns/pF |



**Table 39 • A42MX09 Timing Characteristics (Nominal 3.3 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 3.0 V, T<sub>J</sub> = 70°C)**

| Parameter / Description                |                                                       | –3 Speed |      | –2 Speed |      | –1 Speed |      | Std Speed |      | –F Speed |      | Units |
|----------------------------------------|-------------------------------------------------------|----------|------|----------|------|----------|------|-----------|------|----------|------|-------|
|                                        |                                                       | Min.     | Max. | Min.     | Max. | Min.     | Max. | Min.      | Max. | Min.     | Max. |       |
| CMOS Output Module Timing <sup>5</sup> |                                                       |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>DLH</sub>                       | Data-to-Pad HIGH                                      |          | 3.4  |          | 3.8  |          | 5.5  |           | 6.4  |          | 9.0  | ns    |
| t <sub>DHL</sub>                       | Data-to-Pad LOW                                       |          | 4.1  |          | 4.5  |          | 4.2  |           | 5.0  |          | 7.0  | ns    |
| t <sub>ENZH</sub>                      | Enable Pad Z to HIGH                                  |          | 3.7  |          | 4.1  |          | 4.6  |           | 5.5  |          | 7.6  | ns    |
| t <sub>ENZL</sub>                      | Enable Pad Z to LOW                                   |          | 4.1  |          | 4.5  |          | 5.1  |           | 6.1  |          | 8.5  | ns    |
| t <sub>ENHZ</sub>                      | Enable Pad HIGH to Z                                  |          | 6.9  |          | 7.6  |          | 8.6  |           | 10.2 |          | 14.2 | ns    |
| t <sub>ENLZ</sub>                      | Enable Pad LOW to Z                                   |          | 7.5  |          | 8.3  |          | 9.4  |           | 11.1 |          | 15.5 | ns    |
| t <sub>GLH</sub>                       | G-to-Pad HIGH                                         |          | 5.8  |          | 6.5  |          | 7.3  |           | 8.6  |          | 12.0 | ns    |
| t <sub>GHL</sub>                       | G-to-Pad LOW                                          |          | 5.8  |          | 6.5  |          | 7.3  |           | 8.6  |          | 12.0 | ns    |
| t <sub>LSU</sub>                       | I/O Latch Set-Up                                      | 0.7      |      | 0.8      |      | 0.9      |      | 1.0       |      | 1.4      |      | ns    |
| t <sub>LH</sub>                        | I/O Latch Hold                                        | 0.0      |      | 0.0      |      | 0.0      |      | 0.0       |      | 0.0      |      | ns    |
| t <sub>LCO</sub>                       | I/O Latch Clock-to-Out (Pad-to-Pad), 64 Clock Loading | 8.7      |      | 9.7      |      | 10.9     |      | 12.9      |      | 18.0     |      | ns    |
| t <sub>ACO</sub>                       | Array Clock-to-Out (Pad-to-Pad), 64 Clock Loading     | 12.2     |      | 13.5     |      | 15.4     |      | 18.1      |      | 25.3     |      | ns    |
| d <sub>TLH</sub>                       | Capacity Loading, LOW to HIGH                         | 0.04     |      | 0.04     |      | 0.05     |      | 0.06      |      | 0.08     |      | ns/pF |
| d <sub>THL</sub>                       | Capacity Loading, HIGH to LOW                         | 0.05     |      | 0.05     |      | 0.06     |      | 0.07      |      | 0.10     |      | ns/pF |

1. For dual-module macros, use  $t_{PD1} + t_{RD1} + t_{PDn}$ ,  $t_{CO} + t_{RD1} + t_{PDn}$ , or  $t_{PD1} + t_{RD1} + t_{SUD}$ , whichever is appropriate.
2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.
3. Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the Timer utility.
4. Set-up and hold timing parameters for the input buffer latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the G input subtracts (adds) to the internal setup (hold) time.
5. Delays based on 35 pF loading.

**Table 40 • A42MX16 Timing Characteristics (Nominal 5.0 V Operation) (Worst-Case Commercial Conditions, VCCA = 4.75 V, T<sub>J</sub> = 70°C)**

| Parameter / Description                            |                              | –3 Speed |      | –2 Speed |      | –1 Speed |      | Std Speed |      | –F Speed |      | Units |    |
|----------------------------------------------------|------------------------------|----------|------|----------|------|----------|------|-----------|------|----------|------|-------|----|
|                                                    |                              | Min.     | Max. | Min.     | Max. | Min.     | Max. | Min.      | Max. | Min.     | Max. |       |    |
| Logic Module Propagation Delays <sup>1</sup>       |                              |          |      |          |      |          |      |           |      |          |      |       |    |
| t <sub>PD1</sub>                                   | Single Module                | 1.4      |      | 1.5      |      | 1.7      |      | 2.0       |      | 2.8      |      |       | ns |
| t <sub>CO</sub>                                    | Sequential Clock-to-Q        | 1.4      |      | 1.6      |      | 1.8      |      | 2.1       |      | 3.0      |      |       | ns |
| t <sub>GO</sub>                                    | Latch G-to-Q                 | 1.4      |      | 1.5      |      | 1.7      |      | 2.0       |      | 2.8      |      |       | ns |
| t <sub>RS</sub>                                    | Flip-Flop (Latch) Reset-to-Q | 1.6      |      | 1.7      |      | 2.0      |      | 2.3       |      | 3.3      |      |       | ns |
| Logic Module Predicted Routing Delays <sup>2</sup> |                              |          |      |          |      |          |      |           |      |          |      |       |    |
| t <sub>RD1</sub>                                   | FO = 1 Routing Delay         | 0.8      |      | 0.9      |      | 1.0      |      | 1.2       |      | 1.6      |      |       | ns |
| t <sub>RD2</sub>                                   | FO = 2 Routing Delay         | 1.0      |      | 1.2      |      | 1.3      |      | 1.5       |      | 2.1      |      |       | ns |

**Table 44 • A42MX36 Timing Characteristics (Nominal 5.0 V Operation)(Worst-Case Commercial Conditions, VCCA = 4.75 V, T<sub>J</sub> = 70°C)**

| Parameter / Description                            |                                     |          | –3 Speed |      | –2 Speed |      | –1 Speed |      | Std Speed |      | –F Speed |      | Units |
|----------------------------------------------------|-------------------------------------|----------|----------|------|----------|------|----------|------|-----------|------|----------|------|-------|
|                                                    |                                     |          | Min.     | Max. | Min.     | Max. | Min.     | Max. | Min.      | Max. | Min.     | Max. |       |
| Asynchronous SRAM Operations                       |                                     |          |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>RPD</sub>                                   | Asynchronous Access Time            |          | 8.1      |      | 9.0      |      | 10.2     |      | 12.0      |      | 16.8     |      | ns    |
| t <sub>RDADV</sub>                                 | Read Address Valid                  |          | 8.8      |      | 9.8      |      | 11.1     |      | 13.0      |      | 18.2     |      | ns    |
| t <sub>ADSU</sub>                                  | Address/Data Set-Up Time            |          | 1.6      |      | 1.8      |      | 2.0      |      | 2.4       |      | 3.4      |      | ns    |
| t <sub>ADH</sub>                                   | Address/Data Hold Time              |          | 0.0      |      | 0.0      |      | 0.0      |      | 0.0       |      | 0.0      |      | ns    |
| t <sub>RENSUA</sub>                                | Read Enable Set-Up to Address Valid |          | 0.6      |      | 0.7      |      | 0.8      |      | 0.9       |      | 1.3      |      | ns    |
| t <sub>RENHA</sub>                                 | Read Enable Hold                    |          | 3.4      |      | 3.8      |      | 4.3      |      | 5.0       |      | 7.0      |      | ns    |
| t <sub>WENSU</sub>                                 | Write Enable Set-Up                 |          | 2.7      |      | 3.0      |      | 3.4      |      | 4.0       |      | 5.6      |      | ns    |
| t <sub>WENH</sub>                                  | Write Enable Hold                   |          | 0.0      |      | 0.0      |      | 0.0      |      | 0.0       |      | 0.0      |      | ns    |
| t <sub>DOH</sub>                                   | Data Out Hold Time                  |          | 1.2      |      | 1.3      |      | 1.5      |      | 1.8       |      | 2.5      |      | ns    |
| Input Module Propagation Delays                    |                                     |          |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>INPY</sub>                                  | Input Data Pad-to-Y                 |          | 1.0      |      | 1.1      |      | 1.3      |      | 1.5       |      | 2.1      |      | ns    |
| t <sub>INGO</sub>                                  | Input Latch Gate-to-Output          |          | 1.4      |      | 1.6      |      | 1.8      |      | 2.1       |      | 2.9      |      | ns    |
| t <sub>INH</sub>                                   | Input Latch Hold                    |          | 0.0      |      | 0.0      |      | 0.0      |      | 0.0       |      | 0.0      |      | ns    |
| t <sub>INSU</sub>                                  | Input Latch Set-Up                  |          | 0.5      |      | 0.5      |      | 0.6      |      | 0.7       |      | 1.0      |      | ns    |
| t <sub>ILA</sub>                                   | Latch Active Pulse Width            |          | 4.7      |      | 5.2      |      | 5.9      |      | 6.9       |      | 9.7      |      | ns    |
| Input Module Predicted Routing Delays <sup>2</sup> |                                     |          |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>IRD1</sub>                                  | FO = 1 Routing Delay                |          | 2.0      |      | 2.2      |      | 2.5      |      | 2.9       |      | 4.1      |      | ns    |
| t <sub>IRD2</sub>                                  | FO = 2 Routing Delay                |          | 2.3      |      | 2.6      |      | 2.9      |      | 3.4       |      | 4.8      |      | ns    |
| t <sub>IRD3</sub>                                  | FO = 3 Routing Delay                |          | 2.6      |      | 2.9      |      | 3.3      |      | 3.9       |      | 5.5      |      | ns    |
| t <sub>IRD4</sub>                                  | FO = 4 Routing Delay                |          | 3.0      |      | 3.3      |      | 3.8      |      | 4.4       |      | 6.2      |      | ns    |
| t <sub>IRD8</sub>                                  | FO = 8 Routing Delay                |          | 4.3      |      | 4.8      |      | 5.5      |      | 6.4       |      | 9.0      |      | ns    |
| Global Clock Network                               |                                     |          |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>CKH</sub>                                   | Input LOW to HIGH                   | FO = 32  | 2.7      |      | 3.0      |      | 3.4      |      | 4.0       |      | 5.6      |      | ns    |
|                                                    |                                     | FO = 635 | 3.0      |      | 3.3      |      | 3.8      |      | 4.4       |      | 6.2      |      | ns    |
| t <sub>CKL</sub>                                   | Input HIGH to LOW                   | FO = 32  | 3.8      |      | 4.2      |      | 4.8      |      | 5.6       |      | 7.8      |      | ns    |
|                                                    |                                     | FO = 635 | 4.9      |      | 5.4      |      | 6.1      |      | 7.2       |      | 10.1     |      | ns    |
| t <sub>PWH</sub>                                   | Minimum Pulse Width HIGH            | FO = 32  | 1.8      | 2.0  |          | 2.2  |          | 2.6  |           | 3.6  |          | ns   |       |
|                                                    |                                     | FO = 635 | 2.0      | 2.2  |          | 2.5  |          | 2.9  |           | 4.1  |          | ns   |       |
| t <sub>PWL</sub>                                   | Minimum Pulse Width LOW             | FO = 32  | 1.8      | 2.0  |          | 2.2  |          | 2.6  |           | 3.6  |          | ns   |       |
|                                                    |                                     | FO = 635 | 2.0      | 2.2  |          | 2.5  |          | 2.9  |           | 4.1  |          | ns   |       |
| t <sub>CKSW</sub>                                  | Maximum Skew                        | FO = 32  | 0.8      |      | 0.8      |      | 0.9      |      | 1.0       |      | 1.4      |      | ns    |
|                                                    |                                     | FO = 635 | 0.8      |      | 0.8      |      | 0.9      |      | 1.0       |      | 1.4      |      | ns    |

**Table 45 • A42MX36 Timing Characteristics (Nominal 3.3 V Operation) (continued)**(Worst-Case Commercial Conditions, VCCA = 3.0 V, T<sub>J</sub> = 70°C)

| Parameter / Description                                       | –3 Speed |      | –2 Speed |      | –1 Speed |      | Std Speed |      | –F Speed |      | Units |
|---------------------------------------------------------------|----------|------|----------|------|----------|------|-----------|------|----------|------|-------|
|                                                               | Min.     | Max. | Min.     | Max. | Min.     | Max. | Min.      | Max. | Min.     | Max. |       |
| t <sub>ACO</sub> Array Latch Clock-to-Out (Pad-to-Pad) 32 I/O |          | 10.9 |          | 12.1 |          | 13.7 |           | 16.1 |          | 22.5 | ns    |
| d <sub>TLH</sub> Capacitive Loading, LOW to HIGH              |          | 0.10 |          | 0.11 |          | 0.12 |           | 0.14 |          | 0.20 | ns/pF |
| d <sub>THL</sub> Capacitive Loading, HIGH to LOW              |          | 0.10 |          | 0.11 |          | 0.12 |           | 0.14 |          | 0.20 | ns/pF |
| <b>CMOS Output Module Timing<sup>5</sup></b>                  |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>DLH</sub> Data-to-Pad HIGH                             |          | 4.9  |          | 5.5  |          | 6.2  |           | 7.3  |          | 10.3 | ns    |
| t <sub>DHL</sub> Data-to-Pad LOW                              |          | 3.4  |          | 3.8  |          | 4.3  |           | 5.1  |          | 7.1  | ns    |
| t <sub>ENZH</sub> Enable Pad Z to HIGH                        |          | 3.7  |          | 4.1  |          | 4.7  |           | 5.5  |          | 7.7  | ns    |
| t <sub>ENZL</sub> Enable Pad Z to LOW                         |          | 4.1  |          | 4.6  |          | 5.2  |           | 6.1  |          | 8.5  | ns    |
| t <sub>ENHZ</sub> Enable Pad HIGH to Z                        |          | 7.4  |          | 8.2  |          | 9.3  |           | 10.9 |          | 15.3 | ns    |
| t <sub>ENLZ</sub> Enable Pad LOW to Z                         |          | 6.9  |          | 7.6  |          | 8.7  |           | 10.2 |          | 14.3 | ns    |
| t <sub>GLH</sub> G-to-Pad HIGH                                |          | 7.0  |          | 7.8  |          | 8.9  |           | 10.4 |          | 14.6 | ns    |
| t <sub>GHL</sub> G-to-Pad LOW                                 |          | 7.0  |          | 7.8  |          | 8.9  |           | 10.4 |          | 14.6 | ns    |
| t <sub>LSU</sub> I/O Latch Set-Up                             | 0.7      |      | 0.7      |      | 0.8      |      | 1.0       |      | 1.4      |      | ns    |
| t <sub>LH</sub> I/O Latch Hold                                | 0.0      |      | 0.0      |      | 0.0      |      | 0.0       |      | 0.0      |      | ns    |
| t <sub>LCO</sub> I/O Latch Clock-to-Out (Pad-to-Pad) 32 I/O   |          | 7.9  |          | 8.8  |          | 10.0 |           | 11.8 |          | 16.5 | ns    |

1. For dual-module macros, use t<sub>PD1</sub> + t<sub>RD1</sub> + t<sub>PDn</sub>, t<sub>CO</sub> + t<sub>RD1</sub> + t<sub>PDn</sub>, or t<sub>PD1</sub> + t<sub>RD1</sub> + t<sub>SUD</sub>, whichever is appropriate.
2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.
3. Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the Timer utility.
4. Set-up and hold timing parameters for the Input Buffer Latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the G input subtracts (adds) to the internal setup (hold) time.
5. Delays based on 35 pF loading.

## 3.12 Pin Descriptions

This section lists the pin descriptions for 40MX and 42MX series FPGAs.

### CLK/A/B, I/O Global Clock

Clock inputs for clock distribution networks. CLK is for 40MX while CLKA and CLKB are for 42MX devices. The clock input is buffered prior to clocking the logic modules. This pin can also be used as an I/O.

### DCLK, I/O Diagnostic Clock

Clock input for diagnostic probe and device programming. DCLK is active when the MODE pin is HIGH. This pin functions as an I/O when the MODE pin is LOW.

### GND, Ground

Input LOW supply voltage.

### I/O, Input/Output

**Table 50 • PQ 100**

| <b>PQ100</b>      |                         |                         |                         |                         |
|-------------------|-------------------------|-------------------------|-------------------------|-------------------------|
| <b>Pin Number</b> | <b>A40MX02 Function</b> | <b>A40MX04 Function</b> | <b>A42MX09 Function</b> | <b>A42MX16 Function</b> |
| 19                | VCC                     | V <sub>CC</sub>         | I/O                     | I/O                     |
| 20                | I/O                     | I/O                     | I/O                     | I/O                     |
| 21                | I/O                     | I/O                     | I/O                     | I/O                     |
| 22                | I/O                     | I/O                     | GND                     | GND                     |
| 23                | I/O                     | I/O                     | I/O                     | I/O                     |
| 24                | I/O                     | I/O                     | I/O                     | I/O                     |
| 25                | I/O                     | I/O                     | I/O                     | I/O                     |
| 26                | I/O                     | I/O                     | I/O                     | I/O                     |
| 27                | NC                      | NC                      | I/O                     | I/O                     |
| 28                | NC                      | NC                      | I/O                     | I/O                     |
| 29                | NC                      | NC                      | I/O                     | I/O                     |
| 30                | NC                      | NC                      | I/O                     | I/O                     |
| 31                | NC                      | I/O                     | I/O                     | I/O                     |
| 32                | NC                      | I/O                     | I/O                     | I/O                     |
| 33                | NC                      | I/O                     | I/O                     | I/O                     |
| 34                | I/O                     | I/O                     | GND                     | GND                     |
| 35                | I/O                     | I/O                     | I/O                     | I/O                     |
| 36                | GND                     | GND                     | I/O                     | I/O                     |
| 37                | GND                     | GND                     | I/O                     | I/O                     |
| 38                | I/O                     | I/O                     | I/O                     | I/O                     |
| 39                | I/O                     | I/O                     | I/O                     | I/O                     |
| 40                | I/O                     | I/O                     | VCCA                    | VCCA                    |
| 41                | I/O                     | I/O                     | I/O                     | I/O                     |
| 42                | I/O                     | I/O                     | I/O                     | I/O                     |
| 43                | VCC                     | VCC                     | I/O                     | I/O                     |
| 44                | VCC                     | VCC                     | I/O                     | I/O                     |
| 45                | I/O                     | I/O                     | I/O                     | I/O                     |
| 46                | I/O                     | I/O                     | GND                     | GND                     |
| 47                | I/O                     | I/O                     | I/O                     | I/O                     |
| 48                | NC                      | I/O                     | I/O                     | I/O                     |
| 49                | NC                      | I/O                     | I/O                     | I/O                     |
| 50                | NC                      | I/O                     | I/O                     | I/O                     |
| 51                | NC                      | NC                      | I/O                     | I/O                     |
| 52                | NC                      | NC                      | SDO, I/O                | SDO, I/O                |
| 53                | NC                      | NC                      | I/O                     | I/O                     |
| 54                | NC                      | NC                      | I/O                     | I/O                     |
| 55                | NC                      | NC                      | I/O                     | I/O                     |

**Table 51 • PQ144**

| <b>PQ144</b>      |                         |
|-------------------|-------------------------|
| <b>Pin Number</b> | <b>A42MX09 Function</b> |
| 80                | GNDI                    |
| 81                | NC                      |
| 82                | I/O                     |
| 83                | I/O                     |
| 84                | I/O                     |
| 85                | I/O                     |
| 86                | I/O                     |
| 87                | I/O                     |
| 88                | VKS                     |
| 89                | VPP                     |
| 90                | VCC                     |
| 91                | VCCI                    |
| 92                | NC                      |
| 93                | VSV                     |
| 94                | I/O                     |
| 95                | I/O                     |
| 96                | I/O                     |
| 97                | I/O                     |
| 98                | I/O                     |
| 99                | I/O                     |
| 100               | GND                     |
| 101               | GNDI                    |
| 102               | NC                      |
| 103               | I/O                     |
| 104               | I/O                     |
| 105               | I/O                     |
| 106               | I/O                     |
| 107               | I/O                     |
| 108               | I/O                     |
| 109               | I/O                     |
| 110               | SDI                     |
| 111               | I/O                     |
| 112               | I/O                     |
| 113               | I/O                     |
| 114               | I/O                     |
| 115               | I/O                     |
| 116               | GNDQ                    |

**Table 55 • VQ80**

| <b>VQ80</b>       |                             |                             |
|-------------------|-----------------------------|-----------------------------|
| <b>Pin Number</b> | <b>A40MX02<br/>Function</b> | <b>A40MX04<br/>Function</b> |
| 13                | VCC                         | VCC                         |
| 14                | I/O                         | I/O                         |
| 15                | I/O                         | I/O                         |
| 16                | I/O                         | I/O                         |
| 17                | NC                          | I/O                         |
| 18                | NC                          | I/O                         |
| 19                | NC                          | I/O                         |
| 20                | VCC                         | VCC                         |
| 21                | I/O                         | I/O                         |
| 22                | I/O                         | I/O                         |
| 23                | I/O                         | I/O                         |
| 24                | I/O                         | I/O                         |
| 25                | I/O                         | I/O                         |
| 26                | I/O                         | I/O                         |
| 27                | GND                         | GND                         |
| 28                | I/O                         | I/O                         |
| 29                | I/O                         | I/O                         |
| 30                | I/O                         | I/O                         |
| 31                | I/O                         | I/O                         |
| 32                | I/O                         | I/O                         |
| 33                | VCC                         | VCC                         |
| 34                | I/O                         | I/O                         |
| 35                | I/O                         | I/O                         |
| 36                | I/O                         | I/O                         |
| 37                | I/O                         | I/O                         |
| 38                | I/O                         | I/O                         |
| 39                | I/O                         | I/O                         |
| 40                | I/O                         | I/O                         |
| 41                | NC                          | I/O                         |
| 42                | NC                          | I/O                         |
| 43                | NC                          | I/O                         |
| 44                | I/O                         | I/O                         |
| 45                | I/O                         | I/O                         |
| 46                | I/O                         | I/O                         |
| 47                | GND                         | GND                         |
| 48                | I/O                         | I/O                         |

**Table 56 • VQ100**

| <b>VQ100</b>      |                             |                             |
|-------------------|-----------------------------|-----------------------------|
| <b>Pin Number</b> | <b>A42MX09<br/>Function</b> | <b>A42MX16<br/>Function</b> |
| 21                | I/O                         | I/O                         |
| 22                | I/O                         | I/O                         |
| 23                | I/O                         | I/O                         |
| 24                | I/O                         | I/O                         |
| 25                | I/O                         | I/O                         |
| 26                | I/O                         | I/O                         |
| 27                | I/O                         | I/O                         |
| 28                | I/O                         | I/O                         |
| 29                | I/O                         | I/O                         |
| 30                | I/O                         | I/O                         |
| 31                | I/O                         | I/O                         |
| 32                | GND                         | GND                         |
| 33                | I/O                         | I/O                         |
| 34                | I/O                         | I/O                         |
| 35                | I/O                         | I/O                         |
| 36                | I/O                         | I/O                         |
| 37                | I/O                         | I/O                         |
| 38                | VCCA                        | VCCA                        |
| 39                | I/O                         | I/O                         |
| 40                | I/O                         | I/O                         |
| 41                | I/O                         | I/O                         |
| 42                | I/O                         | I/O                         |
| 43                | I/O                         | I/O                         |
| 44                | GND                         | GND                         |
| 45                | I/O                         | I/O                         |
| 46                | I/O                         | I/O                         |
| 47                | I/O                         | I/O                         |
| 48                | I/O                         | I/O                         |
| 49                | I/O                         | I/O                         |
| 50                | SDO, I/O                    | SDO, I/O                    |
| 51                | I/O                         | I/O                         |
| 52                | I/O                         | I/O                         |
| 53                | I/O                         | I/O                         |
| 54                | I/O                         | I/O                         |
| 55                | GND                         | GND                         |
| 56                | I/O                         | I/O                         |

**Table 57 • TQ176**

| <b>TQ176</b>      |                         |                         |                         |
|-------------------|-------------------------|-------------------------|-------------------------|
| <b>Pin Number</b> | <b>A42MX09 Function</b> | <b>A42MX16 Function</b> | <b>A42MX24 Function</b> |
| 84                | I/O                     | I/O                     | WD, I/O                 |
| 85                | I/O                     | I/O                     | WD, I/O                 |
| 86                | NC                      | I/O                     | I/O                     |
| 87                | SDO, I/O                | SDO, I/O                | SDO, TDO, I/O           |
| 88                | I/O                     | I/O                     | I/O                     |
| 89                | GND                     | GND                     | GND                     |
| 90                | I/O                     | I/O                     | I/O                     |
| 91                | I/O                     | I/O                     | I/O                     |
| 92                | I/O                     | I/O                     | I/O                     |
| 93                | I/O                     | I/O                     | I/O                     |
| 94                | I/O                     | I/O                     | I/O                     |
| 95                | I/O                     | I/O                     | I/O                     |
| 96                | NC                      | I/O                     | I/O                     |
| 97                | NC                      | I/O                     | I/O                     |
| 98                | I/O                     | I/O                     | I/O                     |
| 99                | I/O                     | I/O                     | I/O                     |
| 100               | I/O                     | I/O                     | I/O                     |
| 101               | NC                      | NC                      | I/O                     |
| 102               | I/O                     | I/O                     | I/O                     |
| 103               | NC                      | I/O                     | I/O                     |
| 104               | I/O                     | I/O                     | I/O                     |
| 105               | I/O                     | I/O                     | I/O                     |
| 106               | GND                     | GND                     | GND                     |
| 107               | NC                      | I/O                     | I/O                     |
| 108               | NC                      | I/O                     | TCK, I/O                |
| 109               | LP                      | LP                      | LP                      |
| 110               | VCCA                    | VCCA                    | VCCA                    |
| 111               | GND                     | GND                     | GND                     |
| 112               | VCCI                    | VCCI                    | VCCI                    |
| 113               | VCCA                    | VCCA                    | VCCA                    |
| 114               | NC                      | I/O                     | I/O                     |
| 115               | NC                      | I/O                     | I/O                     |
| 116               | NC                      | VCCA                    | VCCA                    |
| 117               | I/O                     | I/O                     | I/O                     |
| 118               | I/O                     | I/O                     | I/O                     |
| 119               | I/O                     | I/O                     | I/O                     |
| 120               | I/O                     | I/O                     | I/O                     |



**Table 59 • CQ256**

| <b>CQ256</b>      |                         |
|-------------------|-------------------------|
| <b>Pin Number</b> | <b>A42MX36 Function</b> |
| 133               | I/O                     |
| 134               | I/O                     |
| 135               | I/O                     |
| 136               | I/O                     |
| 137               | I/O                     |
| 138               | I/O                     |
| 139               | GND                     |
| 140               | I/O                     |
| 141               | I/O                     |
| 142               | I/O                     |
| 143               | I/O                     |
| 144               | I/O                     |
| 145               | I/O                     |
| 146               | I/O                     |
| 147               | I/O                     |
| 148               | I/O                     |
| 149               | I/O                     |
| 150               | I/O                     |
| 151               | I/O                     |
| 152               | I/O                     |
| 153               | I/O                     |
| 154               | I/O                     |
| 155               | VCCA                    |
| 156               | I/O                     |
| 157               | I/O                     |
| 158               | VCCA                    |
| 159               | VCCI                    |
| 160               | GND                     |
| 161               | I/O                     |
| 162               | I/O                     |
| 163               | I/O                     |
| 164               | I/O                     |
| 165               | GND                     |
| 166               | I/O                     |
| 167               | I/O                     |
| 168               | I/O                     |
| 169               | I/O                     |

**Table 59 • CQ256**

| <b>CQ256</b>      |                         |
|-------------------|-------------------------|
| <b>Pin Number</b> | <b>A42MX36 Function</b> |
| 170               | VCCA                    |
| 171               | I/O                     |
| 172               | I/O                     |
| 173               | I/O                     |
| 174               | I/O                     |
| 175               | I/O                     |
| 176               | I/O                     |
| 177               | I/O                     |
| 178               | I/O                     |
| 179               | I/O                     |
| 180               | GND                     |
| 181               | I/O                     |
| 182               | I/O                     |
| 183               | I/O                     |
| 184               | I/O                     |
| 185               | I/O                     |
| 186               | I/O                     |
| 187               | I/O                     |
| 188               | MODE                    |
| 189               | VCCA                    |
| 190               | GND                     |
| 191               | NC                      |
| 192               | NC                      |
| 193               | NC                      |
| 194               | I/O                     |
| 195               | DCLK, I/O               |
| 196               | I/O                     |
| 197               | I/O                     |
| 198               | I/O                     |
| 199               | WD, I/O                 |
| 200               | WD, I/O                 |
| 201               | VCCI                    |
| 202               | I/O                     |
| 203               | I/O                     |
| 204               | I/O                     |
| 205               | I/O                     |
| 206               | GND                     |

**Table 60 • BG272**

| <b>BG272</b>      |                         |
|-------------------|-------------------------|
| <b>Pin Number</b> | <b>A42MX36 Function</b> |
| V16               | I/O                     |
| V17               | I/O                     |
| V18               | SDO, TDO, I/O           |
| V19               | I/O                     |
| V20               | I/O                     |
| W1                | GND                     |
| W2                | GND                     |
| W3                | I/O                     |
| W4                | TMS, I/O                |
| W5                | I/O                     |
| W6                | I/O                     |
| W7                | I/O                     |
| W8                | WD, I/O                 |
| W9                | WD, I/O                 |
| W10               | I/O                     |
| W11               | I/O                     |
| W12               | I/O                     |
| W13               | WD, I/O                 |
| W14               | I/O                     |
| W15               | I/O                     |
| W16               | WD, I/O                 |
| W17               | I/O                     |
| W18               | WD, I/O                 |
| W19               | GND                     |
| W20               | GND                     |
| Y1                | GND                     |
| Y2                | GND                     |
| Y3                | I/O                     |
| Y4                | TDI, I/O                |
| Y5                | WD, I/O                 |
| Y6                | I/O                     |
| Y7                | QCLKA, I/O              |
| Y8                | I/O                     |
| Y9                | I/O                     |
| Y10               | I/O                     |
| Y11               | I/O                     |
| Y12               | I/O                     |

**Table 61 • PG132**

| <b>PG132</b>      |                         |
|-------------------|-------------------------|
| <b>Pin Number</b> | <b>A42MX09 Function</b> |
| F2                | I/O                     |
| F1                | I/O                     |
| G1                | I/O                     |
| G4                | VSV                     |
| H1                | I/O                     |
| H2                | I/O                     |
| H3                | I/O                     |
| H4                | I/O                     |
| J1                | I/O                     |
| K1                | I/O                     |
| L1                | I/O                     |
| K2                | I/O                     |
| M1                | I/O                     |
| K3                | I/O                     |
| L2                | I/O                     |
| N1                | I/O                     |
| L3                | BININ                   |
| M2                | BINOUT                  |
| N2                | I/O                     |
| M3                | I/O                     |
| L4                | I/O                     |
| N3                | I/O                     |
| M4                | I/O                     |
| N4                | I/O                     |
| M5                | I/O                     |
| K6                | I/O                     |
| N5                | I/O                     |
| N6                | I/O                     |
| L6                | I/O                     |
| M6                | I/O                     |
| M7                | I/O                     |
| N7                | I/O                     |
| N8                | I/O                     |
| M8                | I/O                     |
| L8                | I/O                     |
| K8                | I/O                     |
| N9                | I/O                     |

**Table 61 • PG132**

| <b>PG132</b>      |                         |
|-------------------|-------------------------|
| <b>Pin Number</b> | <b>A42MX09 Function</b> |
| B3                | I/O                     |
| A2                | I/O                     |
| C3                | DCLK                    |
| B5                | GND A                   |
| E12               | GND A                   |
| J2                | GND A                   |
| M9                | GND A                   |
| B9                | GND I                   |
| C5                | GND I                   |
| E11               | GND I                   |
| F4                | GND I                   |
| J3                | GND I                   |
| J11               | GND I                   |
| L5                | GND I                   |
| L9                | GND I                   |
| C9                | GND Q                   |
| E3                | GND Q                   |
| K12               | GND Q                   |
| D7                | VCCA                    |
| G3                | VCCA                    |
| G10               | VCCA                    |
| L7                | VCCA                    |
| C7                | VCCI                    |
| G2                | VCCI                    |
| G11               | VCCI                    |
| K7                | VCCI                    |