



Welcome to [E-XFL.COM](#)

### **Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)**

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.


### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### **Details**

Product Status	Active
Number of LABs/CLBs	-
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	69
Number of Gates	6000
Voltage - Supply	3V ~ 3.6V, 4.5V ~ 5.5V
Mounting Type	Surface Mount
Operating Temperature	-55°C ~ 125°C (TC)
Package / Case	100-BQFP
Supplier Device Package	100-PQFP (20x14)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/microchip-technology/a40mx04-1pqg100m">https://www.e-xfl.com/product-detail/microchip-technology/a40mx04-1pqg100m</a>

VCCA = 3.0 V, T <sub>J</sub> = 70°C .....	79
Table 46 Configuration of Unused I/Os .....	84
Table 47 PL44 .....	86
Table 48 PL68 .....	88
Table 49 PL84 .....	90
Table 50 PQ 100 .....	93
Table 51 PQ144 .....	97
Table 52 PQ160 .....	102
Table 53 PQ208 .....	107
Table 54 PQ240 .....	113
Table 55 VQ80 .....	120
Table 56 VQ100 .....	123
Table 57 TQ176 .....	126
Table 58 CQ208 .....	132
Table 59 CQ256 .....	138
Table 60 BG272 .....	145
Table 61 PG132 .....	153
Table 62 CQ172 .....	158

**Figure 16 • Typical Output Drive Characteristics (Based Upon Measured Data)**

### 3.9.4 Junction Temperature ( $T_J$ )

The temperature variable in the Designer software refers to the junction temperature, not the ambient temperature. This is an important distinction because the heat generated from dynamic power consumption is usually hotter than the ambient temperature. The following equation can be used to calculate junction temperature.

$$\text{Junction Temperature} = \Delta T + T_a(1)$$

EQ 4

where:


- $T_a$  = Ambient Temperature
- $\Delta T$  = Temperature gradient between junction (silicon) and ambient
- $\Delta T = \theta_{ja} * P$  (2)
- $P$  = Power
- $\theta_{ja}$  = Junction to ambient of package.  $\theta_{ja}$  numbers are located in Table 27, page 29.

### 3.9.5 Package Thermal Characteristics

The device junction-to-case thermal characteristic is  $\theta_{jc}$ , and the junction-to-ambient air characteristic is  $\theta_{ja}$ . The thermal characteristics for  $\theta_{ja}$  are shown with two different air flow rates.


The maximum junction temperature is 150°C.

Maximum power dissipation for commercial- and industrial-grade devices is a function of  $\theta_{ja}$ .

**Figure 19 • 42MX Timing Model (Logic Functions Using Quadrant Clocks)**


**Note:** 1. Load-dependent

**Note:** 2. Values are shown for A42MX36 –3 at 5.0 V worst-case commercial conditions

**Figure 27 • Output Buffer Latches**


### 3.10.4 Decode Module Timing

The following figure shows decode module timing.

**Figure 28 • Decode Module Timing**

### 3.10.5 SRAM Timing Characteristics

The following figure shows SRAM timing characteristics.

**Figure 29 • SRAM Timing Characteristics**

### 3.10.6 Dual-Port SRAM Timing Waveforms

The following figures show dual-port SRAM timing waveforms.

**Table 33 • Timing Parameters for 33 MHz PCI**

Symbol	Parameter	PCI		A42MX24		A42MX36		Units
		Min.	Max.	Min.	Max.	Min.	Max.	
$t_{SU(PTP)}$	Input Set-Up Time to CLK—Point-to-Point	10, 12 <sup>2</sup>	–	1.5	–	1.5	–	ns
$t_H$	Input Hold to CLK	0	–	0	–	0	–	ns

1. TOFF is system dependent. MX PCI devices have 7.4 ns turn-off time, reflection is typically an additional 10 ns.  
 2. REQ# and GNT# are point-to-point signals and have different output valid delay and input setup times than do bussed signals. GNT# has a setup of 10; REW# has a setup of 12.

### 3.11.6.1 Timing Characteristics

The following tables list the timing characteristics.

**Table 34 • A40MX02 Timing Characteristics (Nominal 5.0 V Operation)  
(Worst-Case Commercial Conditions, VCC = 4.75 V, T<sub>J</sub> = 70°C)**

Parameter / Description	–3 Speed		–2 Speed		–1 Speed		Std Speed		–F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
<b>Logic Module Propagation Delays</b>											
$t_{PD1}$	Single Module	1.2	1.4	1.6	1.9	2.7	ns				
$t_{PD2}$	Dual-Module Macros	2.7	3.1	3.5	4.1	5.7	ns				
$t_{CO}$	Sequential Clock-to-Q	1.2	1.4	1.6	1.9	2.7	ns				
$t_{GO}$	Latch G-to-Q	1.2	1.4	1.6	1.9	2.7	ns				
$t_{RS}$	Flip-Flop (Latch) Reset-to-Q	1.2	1.4	1.6	1.9	2.7	ns				
<b>Logic Module Predicted Routing Delays<sup>1</sup></b>											
$t_{RD1}$	FO = 1 Routing Delay	1.3	1.5	1.7	2.0	2.8	ns				
$t_{RD2}$	FO = 2 Routing Delay	1.8	2.1	2.4	2.8	3.9	ns				
$t_{RD3}$	FO = 3 Routing Delay	2.3	2.7	3.0	3.6	5.0	ns				
$t_{RD4}$	FO = 4 Routing Delay	2.9	3.3	3.7	4.4	6.1	ns				
$t_{RD8}$	FO = 8 Routing Delay	4.9	5.7	6.5	7.6	10.6	ns				
<b>Logic Module Sequential Timing<sup>2</sup></b>											
$t_{SUD}$	Flip-Flop (Latch) Data Input Set-Up	3.1	3.5	4.0	4.7	6.6	ns				
$t_{HD}^3$	Flip-Flop (Latch) Data Input Hold	0.0	0.0	0.0	0.0	0.0	ns				
$t_{SUENA}$	Flip-Flop (Latch) Enable Set-Up	3.1	3.5	4.0	4.7	6.6	ns				
$t_{HEN}$	Flip-Flop (Latch) Enable Hold	0.0	0.0	0.0	0.0	0.0	ns				
$t_{WCLKA}$	Flip-Flop (Latch) Clock Active Pulse Width	3.3	3.8	4.3	5.0	7.0	ns				
$t_{WASYN}$	Flip-Flop (Latch) Asynchronous Pulse Width	3.3	3.8	4.3	5.0	7.0	ns				
$t_A$	Flip-Flop Clock Input Period	4.8	5.6	6.3	7.5	10.4	ns				
$f_{MAX}$	Flip-Flop (Latch) Clock Frequency (FO = 128)	181	168	154	134	80	MHz				

**Table 37 • A40MX04 Timing Characteristics (Nominal 3.3 V Operation) (continued)(Worst-Case Commercial Conditions, VCC = 3.0 V, TJ = 70°C)**

<b>Parameter / Description</b>	<b>-3 Speed</b>		<b>-2 Speed</b>		<b>-1 Speed</b>		<b>Std Speed</b>		<b>-F Speed</b>		<b>Units</b>
	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	
t <sub>WCLKA</sub> Flip-Flop (Latch) Clock Active Pulse Width	4.6		5.3		5.6		7.0		9.8		ns
t <sub>WASYN</sub> Flip-Flop (Latch) Asynchronous Pulse Width	4.6		5.3		5.6		7.0		9.8		ns
t <sub>A</sub> Flip-Flop Clock Input Period	6.8		7.8		8.9		10.4		14.6		ns
f <sub>MAX</sub> Flip-Flop (Latch) Clock Frequency (FO = 128)		109		101		92		80		48	MHz
<b>Input Module Propagation Delays</b>											
t <sub>I<sub>NYH</sub></sub> Pad-to-Y HIGH		1.0		1.1		1.3		1.5		2.1	ns
t <sub>I<sub>NYL</sub></sub> Pad-to-Y LOW		0.9		1.0		1.1		1.3		1.9	ns

**Table 39 • A42MX09 Timing Characteristics (Nominal 3.3 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 3.0 V, TJ = 70°C)**

Parameter / Description		-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed	
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.
<b>Input Module Propagation Delays</b>											
t <sub>INYH</sub>	Pad-to-Y HIGH			1.5	1.6	1.8		2.17		3.0	ns
t <sub>INYL</sub>	Pad-to-Y LOW			1.2	1.3	1.4		1.7		2.4	ns
t <sub>INGH</sub>	G to Y HIGH			1.8	2.0	2.3		2.7		3.7	ns
t <sub>INGL</sub>	G to Y LOW			1.8	2.0	2.3		2.7		3.7	ns
<b>Input Module Predicted Routing Delays<sup>2</sup></b>											
t <sub>IRD1</sub>	FO = 1 Routing Delay			2.8	3.2	3.6		4.2		5.9	ns
t <sub>IRD2</sub>	FO = 2 Routing Delay			3.2	3.5	4.0		4.7		6.6	ns
t <sub>IRD3</sub>	FO = 3 Routing Delay			3.5	3.9	4.4		5.2		7.3	ns
t <sub>IRD4</sub>	FO = 4 Routing Delay			3.9	4.3	4.9		5.7		8.0	ns
t <sub>IRD8</sub>	FO = 8 Routing Delay			5.2	5.8	6.6		7.7		10.8	ns
<b>Global Clock Network</b>											
t <sub>CKH</sub>	Input LOW to HIGH	FO = 32		4.1	4.5	5.1		6.0		8.4	ns
		FO = 256		4.5	5.0	5.6		6.7		9.3	ns
t <sub>CKL</sub>	Input HIGH to LOW	FO = 32		5.0	5.5	6.2		7.3		10.2	ns
		FO = 256		5.4	6.0	6.8		8.0		11.2	ns
t <sub>PWH</sub>	Minimum Pulse Width HIGH	FO = 32	1.7	1.9	2.1	2.5		3.5		ns	
		FO = 256	1.9	2.1	2.3	2.7		3.8		ns	
t <sub>PWL</sub>	Minimum Pulse Width LOW	FO = 32	1.7	1.9	2.1	2.5		3.5		ns	
		FO = 256	1.9	2.1	2.3	2.7		3.8		ns	
t <sub>CKSW</sub>	Maximum Skew	FO = 32		0.4	0.5	0.5		0.6		0.9	ns
		FO = 256		0.4	0.5	0.5		0.6		0.9	ns
t <sub>SUEXT</sub>	Input Latch External Set-Up	FO = 32	0.0	0.0	0.0	0.0		0.0		0.0	ns
		FO = 256	0.0	0.0	0.0	0.0		0.0		0.0	ns
t <sub>HEXT</sub>	Input Latch External Hold	FO = 32	3.3	3.7	4.2	4.9		6.9		ns	
		FO = 256	3.7	4.1	4.6	5.5		7.6		ns	
t <sub>P</sub>	Minimum Period	FO = 32	5.6	6.2	6.7	7.8		12.9		ns	
		FO = 256	6.1	6.8	7.4	8.5		14.2		ns	
f <sub>MAX</sub>	Maximum Frequency	FO = 32	177	161	148	129		77		MHz	
		FO = 256	161	146	135	117		70		MHz	

**Table 39 • A42MX09 Timing Characteristics (Nominal 3.3 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 3.0 V, TJ = 70°C)**

Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
<b>CMOS Output Module Timing<sup>5</sup></b>											
t <sub>D LH</sub>	Data-to-Pad HIGH		3.4		3.8		5.5		6.4		9.0 ns
t <sub>D HL</sub>	Data-to-Pad LOW		4.1		4.5		4.2		5.0		7.0 ns
t <sub>ENZH</sub>	Enable Pad Z to HIGH		3.7		4.1		4.6		5.5		7.6 ns
t <sub>ENZL</sub>	Enable Pad Z to LOW		4.1		4.5		5.1		6.1		8.5 ns
t <sub>ENHZ</sub>	Enable Pad HIGH to Z		6.9		7.6		8.6		10.2		14.2 ns
t <sub>ENLZ</sub>	Enable Pad LOW to Z		7.5		8.3		9.4		11.1		15.5 ns
t <sub>GLH</sub>	G-to-Pad HIGH		5.8		6.5		7.3		8.6		12.0 ns
t <sub>GHL</sub>	G-to-Pad LOW		5.8		6.5		7.3		8.6		12.0 ns
t <sub>LSU</sub>	I/O Latch Set-Up	0.7		0.8		0.9		1.0		1.4	ns
t <sub>LH</sub>	I/O Latch Hold	0.0		0.0		0.0		0.0		0.0	ns
t <sub>LCO</sub>	I/O Latch Clock-to-Out (Pad-to-Pad), 64 Clock Loading		8.7		9.7		10.9		12.9		18.0 ns
t <sub>ACO</sub>	Array Clock-to-Out (Pad-to-Pad), 64 Clock Loading		12.2		13.5		15.4		18.1		25.3 ns
d <sub>TLH</sub>	Capacity Loading, LOW to HIGH	0.04		0.04		0.05		0.06		0.08	ns/pF
d <sub>THL</sub>	Capacity Loading, HIGH to LOW	0.05		0.05		0.06		0.07		0.10	ns/pF

- For dual-module macros, use  $t_{PD1} + t_{RD1} + t_{PDn}$ ,  $t_{CO} + t_{RD1} + t_{PDn}$ , or  $t_{PD1} + t_{RD1} + t_{SUD}$ , whichever is appropriate.
- Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.
- Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the Timer utility.
- Set-up and hold timing parameters for the input buffer latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the G input subtracts (adds) to the internal setup (hold) time.
- Delays based on 35 pF loading.

**Table 40 • A42MX16 Timing Characteristics (Nominal 5.0 V Operation) (Worst-Case Commercial Conditions, VCCA = 4.75 V, TJ = 70°C)**

Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
<b>Logic Module Propagation Delays<sup>1</sup></b>											
t <sub>PD1</sub>	Single Module	1.4		1.5		1.7		2.0		2.8	ns
t <sub>CO</sub>	Sequential Clock-to-Q	1.4		1.6		1.8		2.1		3.0	ns
t <sub>GO</sub>	Latch G-to-Q	1.4		1.5		1.7		2.0		2.8	ns
t <sub>RS</sub>	Flip-Flop (Latch) Reset-to-Q	1.6		1.7		2.0		2.3		3.3	ns
<b>Logic Module Predicted Routing Delays<sup>2</sup></b>											
t <sub>RD1</sub>	FO = 1 Routing Delay	0.8		0.9		1.0		1.2		1.6	ns
t <sub>RD2</sub>	FO = 2 Routing Delay	1.0		1.2		1.3		1.5		2.1	ns

**Table 40 • A42MX16 Timing Characteristics (Nominal 5.0 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 4.75 V, TJ = 70°C)**

Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
<b>TTL Output Module Timing<sup>4</sup></b>											
t <sub>DLH</sub>	Data-to-Pad HIGH	2.5	2.8	3.2	3.7	5.2	ns				
t <sub>DHL</sub>	Data-to-Pad LOW	3.0	3.3	3.7	4.4	6.1	ns				
t <sub>ENZH</sub>	Enable Pad Z to HIGH	2.7	3.0	3.4	4.0	5.6	ns				
t <sub>ENZL</sub>	Enable Pad Z to LOW	3.0	3.3	3.8	4.4	6.2	ns				
t <sub>ENHZ</sub>	Enable Pad HIGH to Z	5.4	6.0	6.8	8.0	11.2	ns				
t <sub>ENLZ</sub>	Enable Pad LOW to Z	5.0	5.6	6.3	7.4	10.4	ns				
t <sub>GLH</sub>	G-to-Pad HIGH	2.9	3.2	3.6	4.3	6.0	ns				
t <sub>GHL</sub>	G-to-Pad LOW	2.9	3.2	3.6	4.3	6.0	ns				
t <sub>LCO</sub>	I/O Latch Clock-to-Out (Pad-to-Pad), 64 Clock Loading	5.7	6.3	7.1	8.4	11.9	ns				
t <sub>ACO</sub>	Array Clock-to-Out (Pad-to-Pad), 64 Clock Loading	8.0	8.9	10.1	11.9	16.7	ns				
d <sub>TLH</sub>	Capacitive Loading, LOW to HIGH	0.03	0.03	0.03	0.04	0.06	ns/pF				
d <sub>THL</sub>	Capacitive Loading, HIGH to LOW	0.04	0.04	0.04	0.05	0.07	ns/pF				

**Table 41 • A42MX16 Timing Characteristics (Nominal 3.3 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 3.0 V, TJ = 70°C)**

Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
<b>Logic Module Sequential Timing<sup>3, 4</sup></b>											
t <sub>SUD</sub>	Flip-Flop (Latch) Data Input Set-Up	0.5	0.5	0.6	0.7	0.9					ns
t <sub>HD</sub>	Flip-Flop (Latch) Data Input Hold	0.0	0.0	0.0	0.0	0.0					ns
t <sub>SUENA</sub>	Flip-Flop (Latch) Enable Set-Up	1.0	1.1	1.2	1.4	2.0					ns
t <sub>HENA</sub>	Flip-Flop (Latch) Enable Hold	0.0	0.0	0.0	0.0	0.0					ns
t <sub>WCLKA</sub>	Flip-Flop (Latch) Clock Active Pulse Width	4.8	5.3	6.0	7.1	9.9					ns
t <sub>WASYN</sub>	Flip-Flop (Latch) Asynchronous Pulse Width	6.2	6.9	7.9	9.2	12.9					ns
t <sub>A</sub>	Flip-Flop Clock Input Period	9.5	10.6	12.0	14.1	19.8					ns
t <sub>IINH</sub>	Input Buffer Latch Hold	0.0	0.0	0.0	0.0	0.0					ns
t <sub>INSU</sub>	Input Buffer Latch Set-Up	0.7	0.8	0.9	1.01	1.4					ns
t <sub>OUTH</sub>	Output Buffer Latch Hold	0.0	0.0	0.0	0.0	0.0					ns
t <sub>OUTSU</sub>	Output Buffer Latch Set-Up	0.7	0.8	0.89	1.01	1.4					ns
f <sub>MAX</sub>	Flip-Flop (Latch) Clock Frequency	129	117	108	94	56	MHz				
<b>Input Module Propagation Delays</b>											
t <sub>IINYH</sub>	Pad-to-Y HIGH	1.5	1.6	1.9	2.2	3.1	ns				
t <sub>IINYL</sub>	Pad-to-Y LOW	1.1	1.3	1.4	1.7	2.4	ns				
t <sub>INGH</sub>	G to Y HIGH	2.0	2.2	2.5	2.9	4.1	ns				
t <sub>INGL</sub>	G to Y LOW	2.0	2.2	2.5	2.9	4.1	ns				
<b>Input Module Predicted Routing Delays<sup>2</sup></b>											
t <sub>IRD1</sub>	FO = 1 Routing Delay	2.6	2.9	3.2	3.8	5.3	ns				
t <sub>IRD2</sub>	FO = 2 Routing Delay	2.9	3.2	3.7	4.3	6.1	ns				
t <sub>IRD3</sub>	FO = 3 Routing Delay	3.3	3.6	4.1	4.9	6.8	ns				
t <sub>IRD4</sub>	FO = 4 Routing Delay	3.6	4.0	4.6	5.4	7.6	ns				
t <sub>IRD8</sub>	FO = 8 Routing Delay	5.1	5.6	6.4	7.5	10.5	ns				
<b>Global Clock Network</b>											
t <sub>CKH</sub>	Input LOW to HIGH	FO = 32	4.4	4.8	5.5	6.5	9.0	ns			
		FO = 384	4.8	5.3	6.0	7.1	9.9	ns			
t <sub>CKL</sub>	Input HIGH to LOW	FO = 32	5.3	5.9	6.7	7.8	11.0	ns			
		FO = 384	6.2	6.9	7.9	9.2	12.9	ns			
t <sub>PWH</sub>	Minimum Pulse Width HIGH	FO = 32	5.7	6.3	7.1	8.4	11.8	ns			
		FO = 384	6.6	7.4	8.3	9.8	13.7	ns			

**Table 42 • A42MX24 Timing Characteristics (Nominal 5.0 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 4.75 V, T<sub>J</sub> = 70°C)**

Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
<b>CMOS Output Module Timing<sup>5</sup></b>											
t <sub>DH</sub>	Data-to-Pad HIGH		3.1		3.5		3.9		4.6		6.4 ns
t <sub>DHL</sub>	Data-to-Pad LOW		2.4		2.6		3.0		3.5		4.9 ns
t <sub>ENZH</sub>	Enable Pad Z to HIGH		2.5		2.8		3.2		3.8		5.3 ns
t <sub>ENZL</sub>	Enable Pad Z to LOW		2.8		3.1		3.5		4.2		5.8 ns
t <sub>ENHZ</sub>	Enable Pad HIGH to Z		5.2		5.7		6.5		7.6		10.7 ns
t <sub>ENLZ</sub>	Enable Pad LOW to Z		4.8		5.3		6.0		7.1		9.9 ns
t <sub>GLH</sub>	G-to-Pad HIGH		4.9		5.4		6.2		7.2		10.1 ns
t <sub>GHL</sub>	G-to-Pad LOW		4.9		5.4		6.2		7.2		10.1 ns
t <sub>LSU</sub>	I/O Latch Set-Up	0.5		0.5		0.6		0.7		1.0	ns
t <sub>LH</sub>	I/O Latch Hold	0.0		0.0		0.0		0.0		0.0	ns
t <sub>LCO</sub>	I/O Latch Clock-to-Out (Pad-to-Pad) 32 I/O		5.5		6.1		6.9		8.1		11.3 ns
t <sub>ACO</sub>	Array Latch Clock-to-Out (Pad-to-Pad) 32 I/O		10.6		11.8		13.4		15.7		22.0 ns
d <sub>TLH</sub>	Capacitive Loading, LOW to HIGH	0.04		0.04		0.04		0.05		0.07	ns/pF
d <sub>THL</sub>	Capacitive Loading, HIGH to LOW	0.03		0.03		0.03		0.04		0.06	ns/pF

- For dual-module macros, use t<sub>PD1</sub> + t<sub>RD1</sub> + t<sub>PDn</sub>, t<sub>CO</sub> + t<sub>RD1</sub> + t<sub>PDn</sub>, or t<sub>PD1</sub> + t<sub>RD1</sub> + t<sub>SUD</sub>, whichever is appropriate.
- Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.
- Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the Timer utility.
- Set-up and hold timing parameters for the Input Buffer Latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the G input subtracts (adds) to the internal setup (hold) time.
- Delays based on 35 pF loading

**Table 43 • A42MX24 Timing Characteristics (Nominal 3.3 V Operation) (Worst-Case Commercial Conditions, VCCA = 3.0 V, T<sub>J</sub> = 70°C)**

Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
<b>Logic Module Combinatorial Functions<sup>1</sup></b>											
t <sub>PD</sub>	Internal Array Module Delay	2.0		1.8		2.1		2.5		3.4	ns
t <sub>PDD</sub>	Internal Decode Module Delay	1.1		2.2		2.5		3.0		4.2	ns
<b>Logic Module Predicted Routing Delays<sup>2</sup></b>											
t <sub>RD1</sub>	FO = 1 Routing Delay	1.7		1.3		1.4		1.7		2.3	ns
t <sub>RD2</sub>	FO = 2 Routing Delay	2.0		1.6		1.8		2.1		3.0	ns
t <sub>RD3</sub>	FO = 3 Routing Delay	1.1		2.0		2.2		2.6		3.7	ns
t <sub>RD4</sub>	FO = 4 Routing Delay	1.5		2.3		2.6		3.1		4.3	ns
t <sub>RD5</sub>	FO = 8 Routing Delay	1.8		3.7		4.2		5.0		7.0	ns

**Table 44 • A42MX36 Timing Characteristics (Nominal 5.0 V Operation)(Worst-Case Commercial Conditions, VCCA = 4.75 V, TJ = 70°C)**


Parameter / Description	-3 Speed		-2 Speed		-1 Speed		Std Speed		-F Speed		Units
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
<b>Asynchronous SRAM Operations</b>											
t <sub>RPD</sub>	Asynchronous Access Time		8.1		9.0		10.2		12.0		16.8 ns
t <sub>RDADV</sub>	Read Address Valid		8.8		9.8		11.1		13.0		18.2 ns
t <sub>ADSU</sub>	Address/Data Set-Up Time		1.6		1.8		2.0		2.4		3.4 ns
t <sub>ADH</sub>	Address/Data Hold Time		0.0		0.0		0.0		0.0		0.0 ns
t <sub>RENSUA</sub>	Read Enable Set-Up to Address Valid		0.6		0.7		0.8		0.9		1.3 ns
t <sub>RENHA</sub>	Read Enable Hold		3.4		3.8		4.3		5.0		7.0 ns
t <sub>WENSU</sub>	Write Enable Set-Up		2.7		3.0		3.4		4.0		5.6 ns
t <sub>WENH</sub>	Write Enable Hold		0.0		0.0		0.0		0.0		0.0 ns
t <sub>DOH</sub>	Data Out Hold Time		1.2		1.3		1.5		1.8		2.5 ns
<b>Input Module Propagation Delays</b>											
t <sub>INPY</sub>	Input Data Pad-to-Y		1.0		1.1		1.3		1.5		2.1 ns
t <sub>INGO</sub>	Input Latch Gate-to-Output		1.4		1.6		1.8		2.1		2.9 ns
t <sub>INH</sub>	Input Latch Hold		0.0		0.0		0.0		0.0		0.0 ns
t <sub>INSU</sub>	Input Latch Set-Up		0.5		0.5		0.6		0.7		1.0 ns
t <sub>ILA</sub>	Latch Active Pulse Width		4.7		5.2		5.9		6.9		9.7 ns
<b>Input Module Predicted Routing Delays<sup>2</sup></b>											
t <sub>IRD1</sub>	FO = 1 Routing Delay		2.0		2.2		2.5		2.9		4.1 ns
t <sub>IRD2</sub>	FO = 2 Routing Delay		2.3		2.6		2.9		3.4		4.8 ns
t <sub>IRD3</sub>	FO = 3 Routing Delay		2.6		2.9		3.3		3.9		5.5 ns
t <sub>IRD4</sub>	FO = 4 Routing Delay		3.0		3.3		3.8		4.4		6.2 ns
t <sub>IRD8</sub>	FO = 8 Routing Delay		4.3		4.8		5.5		6.4		9.0 ns
<b>Global Clock Network</b>											
t <sub>CKH</sub>	Input LOW to HIGH	FO = 32	2.7		3.0		3.4		4.0		5.6 ns
		FO = 635	3.0		3.3		3.8		4.4		6.2 ns
t <sub>CKL</sub>	Input HIGH to LOW	FO = 32	3.8		4.2		4.8		5.6		7.8 ns
		FO = 635	4.9		5.4		6.1		7.2		10.1 ns
t <sub>PWH</sub>	Minimum Pulse Width HIGH	FO = 32	1.8		2.0		2.2		2.6		3.6 ns
		FO = 635	2.0		2.2		2.5		2.9		4.1 ns
t <sub>PWL</sub>	Minimum Pulse Width LOW	FO = 32	1.8		2.0		2.2		2.6		3.6 ns
		FO = 635	2.0		2.2		2.5		2.9		4.1 ns
t <sub>CKSW</sub>	Maximum Skew	FO = 32	0.8		0.8		0.9		1.0		1.4 ns
		FO = 635	0.8		0.8		0.9		1.0		1.4 ns

**Table 53 • PQ208**


<b>PQ208</b>	<b>Pin Number</b>	<b>A42MX16 Function</b>	<b>A42MX24 Function</b>	<b>A42MX36 Function</b>
	21	I/O	I/O	I/O
	22	GND	GND	GND
	23	I/O	I/O	I/O
	24	I/O	I/O	I/O
	25	I/O	I/O	I/O
	26	I/O	I/O	I/O
	27	GND	GND	GND
	28	VCCI	VCCI	VCCI
	29	VCCA	VCCA	VCCA
	30	I/O	I/O	I/O
	31	I/O	I/O	I/O
	32	VCCA	VCCA	VCCA
	33	I/O	I/O	I/O
	34	I/O	I/O	I/O
	35	I/O	I/O	I/O
	36	I/O	I/O	I/O
	37	I/O	I/O	I/O
	38	I/O	I/O	I/O
	39	I/O	I/O	I/O
	40	I/O	I/O	I/O
	41	NC	I/O	I/O
	42	NC	I/O	I/O
	43	NC	I/O	I/O
	44	I/O	I/O	I/O
	45	I/O	I/O	I/O
	46	I/O	I/O	I/O
	47	I/O	I/O	I/O
	48	I/O	I/O	I/O
	49	I/O	I/O	I/O
	50	NC	I/O	I/O
	51	NC	I/O	I/O
	52	GND	GND	GND
	53	GND	GND	GND
	54	I/O	TMS, I/O	TMS, I/O
	55	I/O	TDI, I/O	TDI, I/O
	56	I/O	I/O	I/O
	57	I/O	WD, I/O	WD, I/O

**Table 54 • PQ240**

<b>PQ240</b>	
<b>Pin Number</b>	<b>A42MX36 Function</b>
237	GND
238	MODE
239	VCCA
240	GND

**Figure 46 • VQ80****Table 55 • VQ80**

<b>VQ80</b>		
<b>Pin Number</b>	<b>A40MX02 Function</b>	<b>A40MX04 Function</b>
1	I/O	I/O
2	NC	I/O
3	NC	I/O
4	NC	I/O
5	I/O	I/O
6	I/O	I/O
7	GND	GND
8	I/O	I/O
9	I/O	I/O
10	I/O	I/O
11	I/O	I/O
12	I/O	I/O

**Figure 47 • VQ100****Table 56 • VQ100**

<b>VQ100</b>		
<b>Pin Number</b>	<b>A42MX09 Function</b>	<b>A42MX16 Function</b>
1	I/O	I/O
2	MODE	MODE
3	I/O	I/O
4	I/O	I/O
5	I/O	I/O
6	I/O	I/O
7	GND	GND
8	I/O	I/O
9	I/O	I/O
10	I/O	I/O
11	I/O	I/O
12	I/O	I/O
13	I/O	I/O
14	VCCA	NC
15	VCCI	VCCI
16	I/O	I/O
17	I/O	I/O
18	I/O	I/O
19	I/O	I/O
20	GND	GND

**Table 58 • CQ208**


<b>CQ208</b>	
<b>Pin Number</b>	<b>A42MX36 Function</b>
111	I/O
112	I/O
113	I/O
114	I/O
115	I/O
116	I/O
117	I/O
118	I/O
119	I/O
120	I/O
121	I/O
122	I/O
123	I/O
124	I/O
125	I/O
126	GND
127	I/O
128	TCK, I/O
129	LP
130	VCCA
131	GND
132	VCCI
133	VCCA
134	I/O
135	I/O
136	VCCA
137	I/O
138	I/O
139	I/O
140	I/O
141	I/O
142	I/O
143	I/O
144	I/O
145	I/O
146	I/O
147	I/O

**Table 59 • CQ256**

<b>CQ256</b>	
<b>Pin Number</b>	<b>A42MX36 Function</b>
96	VCCA
97	GND
98	GND
99	I/O
100	I/O
101	I/O
102	I/O
103	I/O
104	I/O
105	WD, I/O
106	WD, I/O
107	I/O
108	I/O
109	WD, I/O
110	WD, I/O
111	I/O
112	QCLKA, I/O
113	I/O
114	GND
115	I/O
116	I/O
117	I/O
118	I/O
119	VCCI
120	I/O
121	WD, I/O
122	WD, I/O
123	I/O
124	I/O
125	I/O
126	I/O
127	GND
128	NC
129	NC
130	NC
131	GND
132	I/O

**Table 59 • CQ256**

<b>CQ256</b>	
<b>Pin Number</b>	<b>A42MX36 Function</b>
244	WD, I/O
245	I/O
246	I/O
247	I/O
248	VCCI
249	I/O
250	WD, I/O
251	WD, I/O
252	I/O
253	SDI, I/O
254	I/O
255	GND
256	NC

**Figure 51 • BG272****Table 60 • BG272**

<b>BG272</b>	
<b>Pin Number</b>	<b>A42MX36 Function</b>
A1	GND
A2	GND
A3	I/O
A4	WD, I/O
A5	I/O

**Table 61 • PG132**

<b>PG132</b>	
<b>Pin Number</b>	<b>A42MX09 Function</b>
N10	I/O
M10	I/O
N11	I/O
L10	I/O
M11	I/O
N12	SDO
M12	I/O
L11	I/O
N13	I/O
M13	I/O
K11	I/O
L12	I/O
L13	I/O
K13	I/O
H10	I/O
J12	I/O
J13	I/O
H11	I/O
H12	I/O
H13	VKS
G13	VPP

**Table 62 • CQ172**

60	I/O
61	I/O
62	I/O
63	I/O
64	I/O
65	GND
66	VCC
67	I/O
68	I/O
69	I/O
70	I/O
71	I/O
72	I/O
73	I/O
74	I/O
75	GND
76	I/O
77	I/O
78	I/O
79	I/O
80	VCCI
81	I/O
82	I/O
83	I/O
84	I/O
85	SDO
86	I/O
87	I/O
88	I/O
89	I/O
90	I/O
91	I/O
92	I/O
93	I/O
94	I/O
95	I/O
96	I/O
97	I/O
98	GND