



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

|                                |                                                                                                                                                                 |
|--------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status                 | Obsolete                                                                                                                                                        |
| Number of LABs/CLBs            | -                                                                                                                                                               |
| Number of Logic Elements/Cells | -                                                                                                                                                               |
| Total RAM Bits                 | -                                                                                                                                                               |
| Number of I/O                  | 57                                                                                                                                                              |
| Number of Gates                | 6000                                                                                                                                                            |
| Voltage - Supply               | 3V ~ 3.6V, 4.5V ~ 5.5V                                                                                                                                          |
| Mounting Type                  | Surface Mount                                                                                                                                                   |
| Operating Temperature          | -40°C ~ 85°C (TA)                                                                                                                                               |
| Package / Case                 | 68-LCC (J-Lead)                                                                                                                                                 |
| Supplier Device Package        | 68-PLCC (24.23x24.23)                                                                                                                                           |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/microchip-technology/a40mx04-2pl68i">https://www.e-xfl.com/product-detail/microchip-technology/a40mx04-2pl68i</a> |

# Tables

|          |                                                                                                                                                      |    |
|----------|------------------------------------------------------------------------------------------------------------------------------------------------------|----|
| Table 1  | Product profile                                                                                                                                      | 1  |
| Table 2  | Plastic Device Resources                                                                                                                             | 4  |
| Table 3  | Ceramic Device Resources                                                                                                                             | 4  |
| Table 4  | Temperature Grade Offerings                                                                                                                          | 5  |
| Table 5  | Speed Grade Offerings                                                                                                                                | 5  |
| Table 6  | Voltage Support of MX Devices                                                                                                                        | 13 |
| Table 7  | Fixed Capacitance Values for MX FPGAs (pF)                                                                                                           | 16 |
| Table 8  | Device Configuration Options for Probe Capability                                                                                                    | 17 |
| Table 9  | Test Access Port Descriptions                                                                                                                        | 18 |
| Table 10 | Supported BST Public Instructions                                                                                                                    | 18 |
| Table 11 | Boundary Scan Pin Configuration and Functionality                                                                                                    | 19 |
| Table 12 | Absolute Maximum Ratings for 40MX Devices*                                                                                                           | 20 |
| Table 13 | Absolute Maximum Ratings for 42MX Devices*                                                                                                           | 20 |
| Table 14 | Recommended Operating Conditions                                                                                                                     | 21 |
| Table 15 | 5V TTL Electrical Specifications                                                                                                                     | 21 |
| Table 16 | Absolute Maximum Ratings for 40MX Devices*                                                                                                           | 22 |
| Table 17 | Absolute Maximum Ratings for 42MX Devices*                                                                                                           | 22 |
| Table 18 | Recommended Operating Conditions                                                                                                                     | 22 |
| Table 19 | 3.3V LVTTTL Electrical Specifications                                                                                                                | 23 |
| Table 20 | Absolute Maximum Ratings*                                                                                                                            | 23 |
| Table 21 | Recommended Operating Conditions                                                                                                                     | 24 |
| Table 22 | Mixed 5.0V/3.3V Electrical Specifications                                                                                                            | 25 |
| Table 23 | DC Specification (5.0 V PCI Signaling)                                                                                                               | 25 |
| Table 24 | AC Specifications (5.0V PCI Signaling)*                                                                                                              | 26 |
| Table 25 | DC Specification (3.3 V PCI Signaling)                                                                                                               | 27 |
| Table 26 | AC Specifications for (3.3 V PCI Signaling)*                                                                                                         | 27 |
| Table 27 | Package Thermal Characteristics                                                                                                                      | 29 |
| Table 28 | 42MX Temperature and Voltage Derating Factors (Normalized to $T_J = 25^{\circ}\text{C}$ , $V_{CCA} = 5.0\text{ V}$ )                                 | 38 |
| Table 29 | 40MX Temperature and Voltage Derating Factors(Normalized to $T_J = 25^{\circ}\text{C}$ , $V_{CC} = 5.0\text{ V}$ )                                   | 38 |
| Table 30 | 42MX Temperature and Voltage Derating Factors(Normalized to $T_J = 25^{\circ}\text{C}$ , $V_{CCA} = 3.3\text{ V}$ )                                  | 39 |
| Table 31 | 40MX Temperature and Voltage Derating Factors (Normalized to $T_J = 25^{\circ}\text{C}$ , $V_{CC} = 3.3\text{ V}$ )                                  | 39 |
| Table 32 | Clock Specification for 33 MHz PCI                                                                                                                   | 40 |
| Table 33 | Timing Parameters for 33 MHz PCI                                                                                                                     | 40 |
| Table 34 | A40MX02 Timing Characteristics (Nominal 5.0 V Operation)                                                                                             | 41 |
| Table 35 | A40MX02 Timing Characteristics (Nominal 3.3 V Operation)                                                                                             | 43 |
| Table 36 | A40MX04 Timing Characteristics (Nominal 5.0 V Operation) (Worst-Case Commercial Conditions, $V_{CC} = 4.75\text{ V}$ , $T_J = 70^{\circ}\text{C}$ )  | 46 |
| Table 37 | A40MX04 Timing Characteristics (Nominal 3.3 V Operation) (Worst-Case Commercial Conditions, $V_{CC} = 3.0\text{ V}$ , $T_J = 70^{\circ}\text{C}$ )   | 49 |
| Table 38 | A42MX09 Timing Characteristics (Nominal 5.0 V Operation) (Worst-Case Commercial Conditions, $V_{CCA} = 4.75\text{ V}$ , $T_J = 70^{\circ}\text{C}$ ) | 52 |
| Table 39 | A42MX09 Timing Characteristics (Nominal 3.3 V Operation) (Worst-Case Commercial Conditions, $V_{CCA} = 3.0\text{ V}$ , $T_J = 70^{\circ}\text{C}$ )  | 56 |
| Table 40 | A42MX16 Timing Characteristics (Nominal 5.0 V Operation) (Worst-Case Commercial Conditions, $V_{CCA} = 4.75\text{ V}$ , $T_J = 70^{\circ}\text{C}$ ) | 60 |
| Table 41 | A42MX16 Timing Characteristics (Nominal 3.3 V Operation) (Worst-Case Commercial Conditions, $V_{CCA} = 3.0\text{ V}$ , $T_J = 70^{\circ}\text{C}$ )  | 64 |
| Table 42 | A42MX24 Timing Characteristics (Nominal 5.0 V Operation) (Worst-Case Commercial Conditions, $V_{CCA} = 4.75\text{ V}$ , $T_J = 70^{\circ}\text{C}$ ) | 67 |
| Table 43 | A42MX24 Timing Characteristics (Nominal 3.3 V Operation) (Worst-Case Commercial Conditions, $V_{CCA} = 3.0\text{ V}$ , $T_J = 70^{\circ}\text{C}$ )  | 71 |
| Table 44 | A42MX36 Timing Characteristics (Nominal 5.0 V Operation)(Worst-Case Commercial Conditions, $V_{CCA} = 4.75\text{ V}$ , $T_J = 70^{\circ}\text{C}$ )  | 75 |
| Table 45 | A42MX36 Timing Characteristics (Nominal 3.3 V Operation) (Worst-Case Commercial Conditions,                                                          |    |

## 2.4 Plastic Device Resources

**Table 2 • Plastic Device Resources**

| Device  | User I/Os      |                |                |                 |                     |                 |                     |                 |                |                     |                     |                     |
|---------|----------------|----------------|----------------|-----------------|---------------------|-----------------|---------------------|-----------------|----------------|---------------------|---------------------|---------------------|
|         | PLCC<br>44-Pin | PLCC<br>68-Pin | PLCC<br>84-Pin | PQFP<br>100-Pin | PQFP<br>144-<br>Pin | PQFP<br>160-Pin | PQFP<br>208-<br>Pin | PQFP<br>240-Pin | VQFP<br>80-Pin | VQFP<br>100-<br>Pin | TQFP<br>176-<br>Pin | PBGA<br>272-<br>Pin |
| A40MX02 | 34             | 57             | –              | 57              | –                   | –               | –                   | –               | 57             | –                   | –                   | –                   |
| A40MX04 | 34             | 57             | 69             | 69              | –                   | –               | –                   | –               | 69             | –                   | –                   | –                   |
| A42MX09 | –              | –              | 72             | 83              | 95                  | 101             | –                   | –               | –              | 83                  | 104                 | –                   |
| A42MX16 | –              | –              | 72             | 83              | –                   | 125             | 140                 | –               | –              | 83                  | 140                 | –                   |
| A42MX24 | –              | –              | 72             | –               | –                   | 125             | 176                 | –               | –              | –                   | 150                 | –                   |
| A42MX36 | –              | –              | –              | –               | –                   | –               | 176                 | 202             | –              | –                   | –                   | 202                 |

**Note: Package Definitions:** PLCC = Plastic Leaded Chip Carrier, PQFP = Plastic Quad Flat Pack, TQFP = Thin Quad Flat Pack, VQFP = Very Thin Quad Flat Pack, PBGA = Plastic Ball Grid Array

## 2.5 Ceramic Device Resources

**Table 3 • Ceramic Device Resources**

| Device  | User I/Os    |              |              |              |
|---------|--------------|--------------|--------------|--------------|
|         | CPGA 132-Pin | CQFP 172-Pin | CQFP 208-Pin | CQFP 256-Pin |
| A42MX09 | 95           |              |              |              |
| A42MX16 |              | 131          |              |              |
| A42MX36 |              |              | 176          | 202          |

**Note: Package Definitions:** CQFP = Ceramic Quad Flat Pack

## 3 40MX and 42MX FPGAs

---

### 3.1 General Description

Microsemi's 40MX and 42MX families offer a cost-effective design solution at 5V. The MX devices are single-chip solutions and provide high performance while shortening the system design and development cycle. MX devices can integrate and consolidate logic implemented in multiple PALs, CPLDs, and FPGAs. Example applications include high-speed controllers and address decoding, peripheral bus interfaces, DSP, and co-processor functions.

The MX device architecture is based on Microsemi's patented antifuse technology implemented in a 0.45µm triple-metal CMOS process. With capacities ranging from 3,000 to 54,000 system gates, the MX devices provide performance up to 250 MHz, are live on power-up and have one-fifth the standby power consumption of comparable FPGAs. MX FPGAs provide up to 202 user I/Os and are available in a wide variety of packages and speed grades.

A42MX24 and A42MX36 devices also feature multiPlex I/Os, which support mixed-voltage systems, enable programmable PCI, deliver high-performance operation at both 5.0V and 3.3V, and provide a low-power mode. The devices are fully compliant with the PCI local bus specification (version 2.1). They deliver 200 MHz on-chip operation and 6.1 ns clock-to-output performance.

The 42MX24 and 42MX36 devices include system-level features such as IEEE Standard 1149.1 (JTAG) Boundary Scan Testing and fast wide-decode modules. In addition, the A42MX36 device offers dual-port SRAM for implementing fast FIFOs, LIFOs, and temporary data storage. The storage elements can efficiently address applications requiring wide data path manipulation and can perform transformation functions such as those required for telecommunications, networking, and DSP.

All MX devices are fully tested over automotive and military temperature ranges. In addition, the largest member of the family, the A42MX36, is available in both CQ208 and CQ256 ceramic packages screened to MIL-STD-883 levels. For easy prototyping and conversion from plastic to ceramic, the CQ208 and PQ208 devices are pin-compatible.


### 3.2 MX Architectural Overview

The MX devices are composed of fine-grained building blocks that enable fast, efficient logic designs. All devices within these families are composed of logic modules, I/O modules, routing resources and clock networks, which are the building blocks for fast logic designs. In addition, the A42MX36 device contains embedded dual-port SRAM modules, which are optimized for high-speed data path functions such as FIFOs, LIFOs and scratch pad memory. A42MX24 and A42MX36 also contain wide-decode modules.

#### 3.2.1 Logic Modules

The 40MX logic module is an eight-input, one-output logic circuit designed to implement a wide range of logic functions with efficient use of interconnect routing resources.(see the following figure).

The logic module can implement the four basic logic functions (NAND, AND, OR and NOR) in gates of two, three, or four inputs. The logic module can also implement a variety of D-latches, exclusivity functions, AND-ORs and OR-ANDs. No dedicated hard-wired latches or flip-flops are required in the array; latches and flip-flops can be constructed from logic modules whenever required in the application.

**Figure 4 • 42MX S-Module Implementation**

A42MX24 and A42MX36 devices contain D-modules, which are arranged around the periphery of the device. D-modules contain wide-decode circuitry, providing a fast, wide-input AND function similar to that found in CPLD architectures (Figure 5, page 9). The D-module allows A42MX24 and A42MX36 devices to perform wide-decode functions at speeds comparable to CPLDs and PALs. The output of the D-module has a programmable inverter for active HIGH or LOW assertion. The D-module output is hardwired to an output pin, and can also be fed back into the array to be incorporated into other logic.

### 3.2.2 Dual-Port SRAM Modules

The A42MX36 device contains dual-port SRAM modules that have been optimized for synchronous or asynchronous applications. The SRAM modules are arranged in 256-bit blocks that can be configured as 32x8 or 64x4. SRAM modules can be cascaded together to form memory spaces of user-definable width and depth. A block diagram of the A42MX36 dual-port SRAM block is shown in Figure 6, page 9.

The A42MX36 SRAM modules are true dual-port structures containing independent read and write ports. Each SRAM module contains six bits of read and write addressing (RDAD[5:0] and WRAD[5:0], respectively) for 64x4-bit blocks. When configured in byte mode, the highest order address bits (RDAD5 and WRAD5) are not used. The read and write ports of the SRAM block contain independent clocks (RCLK and WCLK) with programmable polarities offering active HIGH or LOW implementation. The SRAM block contains eight data inputs (WD[7:0]), and eight outputs (RD[7:0]), which are connected to segmented vertical routing tracks.

The A42MX36 dual-port SRAM blocks provide an optimal solution for high-speed buffered applications requiring FIFO and LIFO queues. The ACTgen Macro Builder within Microsemi's designer software provides capability to quickly design memory functions with the SRAM blocks. Unused SRAM blocks can be used to implement registers for other user logic within the design.

### 3.9.1 Mixed 5.0V/3.3V Electrical Specifications

**Table 22 • Mixed 5.0V/3.3V Electrical Specifications**

| Symbol                                                                                                                                                                                                | Parameter        | Commercial |            | Commercial –F |            | Industrial |            | Military  |            | Units |
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------|------------|------------|---------------|------------|------------|------------|-----------|------------|-------|
|                                                                                                                                                                                                       |                  | Min.       | Max.       | Min.          | Max.       | Min.       | Max.       | Min.      | Max.       |       |
| VOH <sup>1</sup>                                                                                                                                                                                      | IOH = –10 mA     | 2.4        |            | 2.4           |            |            |            |           |            | V     |
|                                                                                                                                                                                                       | IOH = –4 mA      |            |            |               |            | 2.4        |            | 2.4       |            | V     |
| VOL <sup>1</sup>                                                                                                                                                                                      | IOL = 10 mA      | 0.5        |            | 0.5           |            |            |            |           |            | V     |
|                                                                                                                                                                                                       | IOL = 6 mA       |            |            |               |            | 0.4        |            | 0.4       |            | V     |
| VIL                                                                                                                                                                                                   |                  | –0.3       | 0.8        | –0.3          | 0.8        | –0.3       | 0.8        | –0.3      | 0.8        | V     |
| VIH <sup>2</sup>                                                                                                                                                                                      |                  | 2.0        | VCCA + 0.3 | 2.0           | VCCA + 0.3 | 2.0        | VCCA + 0.3 | 2.0       | VCCA + 0.3 | V     |
| IL                                                                                                                                                                                                    | VIN = 0.5 V      | –10        |            | –10           |            | –10        |            | –10       |            | μA    |
| IH                                                                                                                                                                                                    | VIN = 2.7 V      | –10        |            | –10           |            | –10        |            | –10       |            | μA    |
| Input Transition Time, T <sub>R</sub> and T <sub>F</sub>                                                                                                                                              |                  | 500        |            | 500           |            | 500        |            | 500       |            | ns    |
| C <sub>IO</sub> I/O Capacitance                                                                                                                                                                       |                  | 10         |            | 10            |            | 10         |            | 10        |            | pF    |
| Standby Current, ICC <sup>3</sup>                                                                                                                                                                     | A42MX09          | 5          |            | 25            |            | 25         |            | 25        |            | mA    |
|                                                                                                                                                                                                       | A42MX16          | 6          |            | 25            |            | 25         |            | 25        |            | mA    |
|                                                                                                                                                                                                       | A42MX24, A42MX36 | 20         |            | 25            |            | 25         |            | 25        |            | mA    |
| Low Power Mode Standby Current                                                                                                                                                                        |                  | 0.5        |            | ICC – 5.0     |            | ICC – 5.0  |            | ICC – 5.0 |            | mA    |
| I/O I/O source sink current Can be derived from the <i>IBIS model</i> ( <a href="http://www.microsemi.com/soc/techdocs/models/ibis.html">http://www.microsemi.com/soc/techdocs/models/ibis.html</a> ) |                  |            |            |               |            |            |            |           |            |       |

1. Only one output tested at a time. VCCI = min.

2. VIH(Min) is 2.4V for A42MX36 family. This applies only to VCCI of 5V and is not applicable to VCCI of 3.3V

3. All outputs unloaded. All inputs = VCCI or GND

### 3.9.2 Output Drive Characteristics for 5.0 V PCI Signaling

MX PCI device I/O drivers were designed specifically for high-performance PCI systems. Figure 16, page 28 shows the typical output drive characteristics of the MX devices. MX output drivers are compliant with the PCI Local Bus Specification.

**Table 23 • DC Specification (5.0 V PCI Signaling)<sup>1</sup>**

| Symbol           | Parameter                  | Condition                    | PCI  |           | MX   |                   | Units |
|------------------|----------------------------|------------------------------|------|-----------|------|-------------------|-------|
|                  |                            |                              | Min. | Max.      | Min. | Max.              |       |
| VCCI             | Supply Voltage for I/Os    |                              | 4.75 | 5.25      | 4.75 | 5.25 <sup>2</sup> | V     |
| VIH <sup>3</sup> | Input High Voltage         |                              | 2.0  | VCC + 0.5 | 2.0  | VCCI + 0.3        | V     |
| VIL              | Input Low Voltage          |                              | –0.5 | 0.8       | –0.3 | 0.8               | V     |
| IIH              | Input High Leakage Current | VIN = 2.7 V                  |      | 70        | —    | 10                | μA    |
| IIL              | Input Low Leakage Current  | VIN=0.5 V                    |      | –70       | —    | –10               | μA    |
| VOH              | Output High Voltage        | IOUT = –2 mA<br>IOUT = –6 mA | 2.4  |           | 3.84 |                   | V     |
| VOL              | Output Low Voltage         | IOUT = 3 mA, 6 mA            |      | 0.55      | —    | 0.33              | V     |

Figure 22 • AC Test Loads




Figure 23 • Input Buffer Delays






Figure 24 • Module Delays



**Figure 33 • 42MX SRAM Asynchronous Read Operation—Type 2 (Write Address Controlled)**

### 3.10.7 Predictable Performance: Tight Delay Distributions

Propagation delay between logic modules depends on the resistive and capacitive loading of the routing tracks, the interconnect elements, and the module inputs being driven. Propagation delay increases as the length of routing tracks, the number of interconnect elements, or the number of inputs increases.

From a design perspective, the propagation delay can be statistically correlated or modeled by the fanout (number of loads) driven by a module. Higher fanout usually requires some paths to have longer routing tracks.

The MX FPGAs deliver a tight fanout delay distribution, which is achieved in two ways: by decreasing the delay of the interconnect elements and by decreasing the number of interconnect elements per path.

Microsemi's patented antifuse offers a very low resistive/capacitive interconnect. The antifuses, fabricated in 0.45  $\mu\text{m}$  lithography, offer nominal levels of 100  $\Omega$  resistance and 7.0 fF capacitance per antifuse.

MX fanout distribution is also tight due to the low number of antifuses required for each interconnect path. The proprietary architecture limits the number of antifuses per path to a maximum of four, with 90 percent of interconnects using only two antifuses.

## 3.11 Timing Characteristics

Device timing characteristics fall into three categories: family-dependent, device-dependent, and design-dependent. The input and output buffer characteristics are common to all MX devices. Internal routing delays are device-dependent; actual delays are not determined until after place-and-route of the user's design is complete. Delay values may then be determined by using the Designer software utility or by performing simulation with post-layout delays.

### 3.11.1 Critical Nets and Typical Nets

Propagation delays are expressed only for typical nets, which are used for initial design performance evaluation. Critical net delays can then be applied to the most timing critical paths. Critical nets are determined by net property assignment in Microsemi's Designer software prior to placement and routing. Up to 6% of the nets in a design may be designated as critical.

### 3.11.2 Long Tracks

Some nets in the design use long tracks, which are special routing resources that span multiple rows, columns, or modules. Long tracks employ three and sometimes four antifuse connections, which increase capacitance and resistance, resulting in longer net delays for macros connected to long tracks. Typically, up to 6 percent of nets in a fully utilized device require long tracks. Long tracks add

**Table 33 • Timing Parameters for 33 MHz PCI**

| Symbol        | Parameter                               | PCI                 |      | A42MX24 |      | A42MX36 |      | Units |
|---------------|-----------------------------------------|---------------------|------|---------|------|---------|------|-------|
|               |                                         | Min.                | Max. | Min.    | Max. | Min.    | Max. |       |
| $t_{SU(PTP)}$ | Input Set-Up Time to CLK—Point-to-Point | 10, 12 <sup>2</sup> | —    | 1.5     | —    | 1.5     | —    | ns    |
| $t_H$         | Input Hold to CLK                       | 0                   | —    | 0       | —    | 0       | —    | ns    |

1. TOFF is system dependent. MX PCI devices have 7.4 ns turn-off time, reflection is typically an additional 10 ns.
2. REQ# and GNT# are point-to-point signals and have different output valid delay and input setup times than do bussed signals. GNT# has a setup of 10; REW# has a setup of 12.

### 3.11.6.1 Timing Characteristics

The following tables list the timing characteristics.

**Table 34 • A40MX02 Timing Characteristics (Nominal 5.0 V Operation)**  
**(Worst-Case Commercial Conditions, VCC = 4.75 V, T<sub>J</sub> = 70°C)**

| Parameter / Description                            |                                                 | –3 Speed |      | –2 Speed |      | –1 Speed |      | Std Speed |      | –F Speed |      | Units |
|----------------------------------------------------|-------------------------------------------------|----------|------|----------|------|----------|------|-----------|------|----------|------|-------|
|                                                    |                                                 | Min.     | Max. | Min.     | Max. | Min.     | Max. | Min.      | Max. | Min.     | Max. |       |
| Logic Module Propagation Delays                    |                                                 |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>PD1</sub>                                   | Single Module                                   |          | 1.2  |          | 1.4  |          | 1.6  |           | 1.9  |          | 2.7  | ns    |
| t <sub>PD2</sub>                                   | Dual-Module Macros                              |          | 2.7  |          | 3.1  |          | 3.5  |           | 4.1  |          | 5.7  | ns    |
| t <sub>CO</sub>                                    | Sequential Clock-to-Q                           |          | 1.2  |          | 1.4  |          | 1.6  |           | 1.9  |          | 2.7  | ns    |
| t <sub>GO</sub>                                    | Latch G-to-Q                                    |          | 1.2  |          | 1.4  |          | 1.6  |           | 1.9  |          | 2.7  | ns    |
| t <sub>RS</sub>                                    | Flip-Flop (Latch) Reset-to-Q                    |          | 1.2  |          | 1.4  |          | 1.6  |           | 1.9  |          | 2.7  | ns    |
| Logic Module Predicted Routing Delays <sup>1</sup> |                                                 |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>RD1</sub>                                   | FO = 1 Routing Delay                            |          | 1.3  |          | 1.5  |          | 1.7  |           | 2.0  |          | 2.8  | ns    |
| t <sub>RD2</sub>                                   | FO = 2 Routing Delay                            |          | 1.8  |          | 2.1  |          | 2.4  |           | 2.8  |          | 3.9  | ns    |
| t <sub>RD3</sub>                                   | FO = 3 Routing Delay                            |          | 2.3  |          | 2.7  |          | 3.0  |           | 3.6  |          | 5.0  | ns    |
| t <sub>RD4</sub>                                   | FO = 4 Routing Delay                            |          | 2.9  |          | 3.3  |          | 3.7  |           | 4.4  |          | 6.1  | ns    |
| t <sub>RD8</sub>                                   | FO = 8 Routing Delay                            |          | 4.9  |          | 5.7  |          | 6.5  |           | 7.6  |          | 10.6 | ns    |
| Logic Module Sequential Timing <sup>2</sup>        |                                                 |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>SUD</sub>                                   | Flip-Flop (Latch)<br>Data Input Set-Up          | 3.1      |      | 3.5      |      | 4.0      |      | 4.7       |      | 6.6      |      | ns    |
| t <sub>HD</sub> <sup>3</sup>                       | Flip-Flop (Latch)<br>Data Input Hold            | 0.0      |      | 0.0      |      | 0.0      |      | 0.0       |      | 0.0      |      | ns    |
| t <sub>SUENA</sub>                                 | Flip-Flop (Latch)<br>Enable Set-Up              | 3.1      |      | 3.5      |      | 4.0      |      | 4.7       |      | 6.6      |      | ns    |
| t <sub>HENA</sub>                                  | Flip-Flop (Latch) Enable Hold                   | 0.0      |      | 0.0      |      | 0.0      |      | 0.0       |      | 0.0      |      | ns    |
| t <sub>WCLKA</sub>                                 | Flip-Flop (Latch)<br>Clock Active Pulse Width   | 3.3      |      | 3.8      |      | 4.3      |      | 5.0       |      | 7.0      |      | ns    |
| t <sub>WASYN</sub>                                 | Flip-Flop (Latch)<br>Asynchronous Pulse Width   | 3.3      |      | 3.8      |      | 4.3      |      | 5.0       |      | 7.0      |      | ns    |
| t <sub>A</sub>                                     | Flip-Flop Clock Input Period                    | 4.8      |      | 5.6      |      | 6.3      |      | 7.5       |      | 10.4     |      | ns    |
| f <sub>MAX</sub>                                   | Flip-Flop (Latch) Clock<br>Frequency (FO = 128) |          | 181  |          | 168  |          | 154  |           | 134  |          | 80   | MHz   |

**Table 36 • A40MX04 Timing Characteristics (Nominal 5.0 V Operation) (continued)**(Worst-Case Commercial Conditions, VCC = 4.75 V, T<sub>J</sub> = 70°C)

| Parameter / Description |                     | –3 Speed |      | –2 Speed |      | –1 Speed |      | Std Speed |      | –F Speed |      | Units |
|-------------------------|---------------------|----------|------|----------|------|----------|------|-----------|------|----------|------|-------|
|                         |                     | Min.     | Max. | Min.     | Max. | Min.     | Max. | Min.      | Max. | Min.     | Max. |       |
| t <sub>ENLZ</sub>       | Enable Pad LOW to Z |          | 5.9  |          | 6.8  |          | 7.7  |           | 9.0  |          | 12.6 | ns    |
| d <sub>TLH</sub>        | Delta LOW to HIGH   |          | 0.02 |          | 0.02 |          | 0.03 |           | 0.03 |          | 0.04 | ns/pF |
| d <sub>THL</sub>        | Delta HIGH to LOW   |          | 0.03 |          | 0.03 |          | 0.03 |           | 0.04 |          | 0.06 | ns/pF |

**Table 38 • A42MX09 Timing Characteristics (Nominal 5.0 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 4.75 V, T<sub>J</sub> = 70°C)**

| Parameter / Description               |                                                          | –3 Speed |      | –2 Speed |      | –1 Speed |      | Std Speed |      | –F Speed |      | Units |
|---------------------------------------|----------------------------------------------------------|----------|------|----------|------|----------|------|-----------|------|----------|------|-------|
|                                       |                                                          | Min.     | Max. | Min.     | Max. | Min.     | Max. | Min.      | Max. | Min.     | Max. |       |
| TTL Output Module Timing <sup>5</sup> |                                                          |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>DLH</sub>                      | Data-to-Pad HIGH                                         |          | 2.5  |          | 2.7  |          | 3.1  |           | 3.6  |          | 5.1  | ns    |
| t <sub>DHL</sub>                      | Data-to-Pad LOW                                          |          | 2.9  |          | 3.2  |          | 3.6  |           | 4.3  |          | 6.0  | ns    |
| t <sub>ENZH</sub>                     | Enable Pad Z to HIGH                                     |          | 2.6  |          | 2.9  |          | 3.3  |           | 3.9  |          | 5.5  | ns    |
| t <sub>ENZL</sub>                     | Enable Pad Z to LOW                                      |          | 2.9  |          | 3.2  |          | 3.7  |           | 4.3  |          | 6.1  | ns    |
| t <sub>ENHZ</sub>                     | Enable Pad HIGH to Z                                     |          | 4.9  |          | 5.4  |          | 6.2  |           | 7.3  |          | 10.2 | ns    |
| t <sub>ENLZ</sub>                     | Enable Pad LOW to Z                                      |          | 5.3  |          | 5.9  |          | 6.7  |           | 7.9  |          | 11.1 | ns    |
| t <sub>GLH</sub>                      | G-to-Pad HIGH                                            |          | 2.6  |          | 2.9  |          | 3.3  |           | 3.8  |          | 5.3  | ns    |
| t <sub>GHL</sub>                      | G-to-Pad LOW                                             |          | 2.6  |          | 2.9  |          | 3.3  |           | 3.8  |          | 5.3  | ns    |
| t <sub>LSU</sub>                      | I/O Latch Set-Up                                         | 0.5      |      | 0.5      |      | 0.6      |      | 0.7       |      | 1.0      |      | ns    |
| t <sub>LH</sub>                       | I/O Latch Hold                                           | 0.0      |      | 0.0      |      | 0.0      |      | 0.0       |      | 0.0      |      | ns    |
| t <sub>LCO</sub>                      | I/O Latch Clock-to-Out<br>(Pad-to-Pad), 64 Clock Loading |          | 5.2  |          | 5.8  |          | 6.6  |           | 7.7  |          | 10.8 | ns    |
| t <sub>ACO</sub>                      | Array Clock-to-Out<br>(Pad-to-Pad), 64 Clock Loading     |          | 7.4  |          | 8.2  |          | 9.3  |           | 10.9 |          | 15.3 | ns    |
| d <sub>TLH</sub>                      | Capacity Loading, LOW to HIGH                            |          | 0.03 |          | 0.03 |          | 0.03 |           | 0.04 |          | 0.06 | ns/pF |
| d <sub>THL</sub>                      | Capacity Loading, HIGH to LOW                            |          | 0.04 |          | 0.04 |          | 0.04 |           | 0.05 |          | 0.07 | ns/pF |

**Table 42 • A42MX24 Timing Characteristics (Nominal 5.0 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 4.75 V, T<sub>J</sub> = 70°C)**

| Parameter / Description                            |                                      |          | -3 Speed |      | -2 Speed |      | -1 Speed |      | Std Speed |      | -F Speed |      | Units |
|----------------------------------------------------|--------------------------------------|----------|----------|------|----------|------|----------|------|-----------|------|----------|------|-------|
|                                                    |                                      |          | Min.     | Max. | Min.     | Max. | Min.     | Max. | Min.      | Max. | Min.     | Max. |       |
| Input Module Predicted Routing Delays <sup>2</sup> |                                      |          |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>IRD1</sub>                                  | FO = 1 Routing Delay                 |          | 1.8      |      | 2.0      |      | 2.3      |      | 2.7       |      | 3.8      |      | ns    |
| t <sub>IRD2</sub>                                  | FO = 2 Routing Delay                 |          | 2.1      |      | 2.3      |      | 2.6      |      | 3.1       |      | 4.3      |      | ns    |
| t <sub>IRD3</sub>                                  | FO = 3 Routing Delay                 |          | 2.3      |      | 2.5      |      | 2.9      |      | 3.4       |      | 4.8      |      | ns    |
| t <sub>IRD4</sub>                                  | FO = 4 Routing Delay                 |          | 2.5      |      | 2.8      |      | 3.2      |      | 3.7       |      | 5.2      |      | ns    |
| t <sub>IRD8</sub>                                  | FO = 8 Routing Delay                 |          | 3.4      |      | 3.8      |      | 4.3      |      | 5.1       |      | 7.1      |      | ns    |
| Global Clock Network                               |                                      |          |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>CKH</sub>                                   | Input LOW to HIGH                    | FO = 32  | 2.6      |      | 2.9      |      | 3.3      |      | 3.9       |      | 5.4      |      | ns    |
|                                                    |                                      | FO = 486 | 2.9      |      | 3.2      |      | 3.6      |      | 4.3       |      | 5.9      |      | ns    |
| t <sub>CKL</sub>                                   | Input HIGH to LOW                    | FO = 32  | 3.7      |      | 4.1      |      | 4.6      |      | 5.4       |      | 7.6      |      | ns    |
|                                                    |                                      | FO = 486 | 4.3      |      | 4.7      |      | 5.4      |      | 6.3       |      | 8.8      |      | ns    |
| t <sub>PWH</sub>                                   | Minimum Pulse Width HIGH             | FO = 32  | 2.2      | 2.4  |          | 2.7  |          | 3.2  |           | 4.5  |          | ns   |       |
|                                                    |                                      | FO = 486 | 2.4      | 2.6  |          | 3.0  |          | 3.5  |           | 4.9  |          | ns   |       |
| t <sub>PWL</sub>                                   | Minimum Pulse Width LOW              | FO = 32  | 2.2      | 2.4  |          | 2.7  |          | 3.2  |           | 4.5  |          | ns   |       |
|                                                    |                                      | FO = 486 | 2.4      | 2.6  |          | 3.0  |          | 3.5  |           | 4.9  |          | ns   |       |
| t <sub>CKSW</sub>                                  | Maximum Skew                         | FO = 32  | 0.5      |      | 0.6      |      | 0.7      |      | 0.8       |      | 1.1      |      | ns    |
|                                                    |                                      | FO = 486 | 0.5      |      | 0.6      |      | 0.7      |      | 0.8       |      | 1.1      |      | ns    |
| t <sub>SUEXT</sub>                                 | Input Latch External Set-Up          | FO = 32  | 0.0      | 0.0  |          | 0.0  |          | 0.0  |           | 0.0  |          | ns   |       |
|                                                    |                                      | FO = 486 | 0.0      | 0.0  |          | 0.0  |          | 0.0  |           | 0.0  |          | ns   |       |
| t <sub>HEXT</sub>                                  | Input Latch External Hold            | FO = 32  | 2.8      | 3.1  |          | 3.5  |          | 4.1  |           | 5.7  |          | ns   |       |
|                                                    |                                      | FO = 486 | 3.3      | 3.7  |          | 4.2  |          | 4.9  |           | 6.9  |          | ns   |       |
| t <sub>P</sub>                                     | Minimum Period (1/f <sub>MAX</sub> ) | FO = 32  | 4.7      | 5.2  |          | 5.7  |          | 6.5  |           | 10.9 |          | ns   |       |
|                                                    |                                      | FO = 486 | 5.1      | 5.7  |          | 6.2  |          | 7.1  |           | 11.9 |          | ns   |       |

**Table 42 • A42MX24 Timing Characteristics (Nominal 5.0 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 4.75 V, T<sub>J</sub> = 70°C)**

| Parameter / Description                |                                              | -3 Speed |      | -2 Speed |      | -1 Speed |      | Std Speed |      | -F Speed |      | Units |
|----------------------------------------|----------------------------------------------|----------|------|----------|------|----------|------|-----------|------|----------|------|-------|
|                                        |                                              | Min.     | Max. | Min.     | Max. | Min.     | Max. | Min.      | Max. | Min.     | Max. |       |
| CMOS Output Module Timing <sup>5</sup> |                                              |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>DLH</sub>                       | Data-to-Pad HIGH                             |          | 3.1  |          | 3.5  |          | 3.9  |           | 4.6  |          | 6.4  | ns    |
| t <sub>DHL</sub>                       | Data-to-Pad LOW                              |          | 2.4  |          | 2.6  |          | 3.0  |           | 3.5  |          | 4.9  | ns    |
| t <sub>ENZH</sub>                      | Enable Pad Z to HIGH                         |          | 2.5  |          | 2.8  |          | 3.2  |           | 3.8  |          | 5.3  | ns    |
| t <sub>ENZL</sub>                      | Enable Pad Z to LOW                          |          | 2.8  |          | 3.1  |          | 3.5  |           | 4.2  |          | 5.8  | ns    |
| t <sub>ENHZ</sub>                      | Enable Pad HIGH to Z                         |          | 5.2  |          | 5.7  |          | 6.5  |           | 7.6  |          | 10.7 | ns    |
| t <sub>ENLZ</sub>                      | Enable Pad LOW to Z                          |          | 4.8  |          | 5.3  |          | 6.0  |           | 7.1  |          | 9.9  | ns    |
| t <sub>GLH</sub>                       | G-to-Pad HIGH                                |          | 4.9  |          | 5.4  |          | 6.2  |           | 7.2  |          | 10.1 | ns    |
| t <sub>GHL</sub>                       | G-to-Pad LOW                                 |          | 4.9  |          | 5.4  |          | 6.2  |           | 7.2  |          | 10.1 | ns    |
| t <sub>LSU</sub>                       | I/O Latch Set-Up                             | 0.5      |      | 0.5      |      | 0.6      |      | 0.7       |      | 1.0      |      | ns    |
| t <sub>LH</sub>                        | I/O Latch Hold                               | 0.0      |      | 0.0      |      | 0.0      |      | 0.0       |      | 0.0      |      | ns    |
| t <sub>LCO</sub>                       | I/O Latch Clock-to-Out (Pad-to-Pad) 32 I/O   |          | 5.5  |          | 6.1  |          | 6.9  |           | 8.1  |          | 11.3 | ns    |
| t <sub>ACO</sub>                       | Array Latch Clock-to-Out (Pad-to-Pad) 32 I/O |          | 10.6 |          | 11.8 |          | 13.4 |           | 15.7 |          | 22.0 | ns    |
| d <sub>TLH</sub>                       | Capacitive Loading, LOW to HIGH              |          | 0.04 |          | 0.04 |          | 0.04 |           | 0.05 |          | 0.07 | ns/pF |
| d <sub>THL</sub>                       | Capacitive Loading, HIGH to LOW              |          | 0.03 |          | 0.03 |          | 0.03 |           | 0.04 |          | 0.06 | ns/pF |

1. For dual-module macros, use t<sub>PD1</sub> + t<sub>RD1</sub> + t<sub>PDn</sub>, t<sub>CO</sub> + t<sub>RD1</sub> + t<sub>PDn</sub>, or t<sub>PD1</sub> + t<sub>RD1</sub> + t<sub>SUD</sub>, whichever is appropriate.
2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.
3. Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the Timer utility.
4. Set-up and hold timing parameters for the Input Buffer Latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the G input subtracts (adds) to the internal setup (hold) time.
5. Delays based on 35 pF loading

**Table 43 • A42MX24 Timing Characteristics (Nominal 3.3 V Operation) (Worst-Case Commercial Conditions, VCCA = 3.0 V, T<sub>J</sub> = 70°C)**

| Parameter / Description                            |                              | –3 Speed |      | –2 Speed |      | –1 Speed |      | Std Speed |      | –F Speed |      | Units |
|----------------------------------------------------|------------------------------|----------|------|----------|------|----------|------|-----------|------|----------|------|-------|
|                                                    |                              | Min.     | Max. | Min.     | Max. | Min.     | Max. | Min.      | Max. | Min.     | Max. |       |
| Logic Module Combinatorial Functions <sup>1</sup>  |                              |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>PD</sub>                                    | Internal Array Module Delay  |          | 2.0  |          | 1.8  |          | 2.1  |           | 2.5  |          | 3.4  | ns    |
| t <sub>PDD</sub>                                   | Internal Decode Module Delay |          | 1.1  |          | 2.2  |          | 2.5  |           | 3.0  |          | 4.2  | ns    |
| Logic Module Predicted Routing Delays <sup>2</sup> |                              |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>RD1</sub>                                   | FO = 1 Routing Delay         |          | 1.7  |          | 1.3  |          | 1.4  |           | 1.7  |          | 2.3  | ns    |
| t <sub>RD2</sub>                                   | FO = 2 Routing Delay         |          | 2.0  |          | 1.6  |          | 1.8  |           | 2.1  |          | 3.0  | ns    |
| t <sub>RD3</sub>                                   | FO = 3 Routing Delay         |          | 1.1  |          | 2.0  |          | 2.2  |           | 2.6  |          | 3.7  | ns    |
| t <sub>RD4</sub>                                   | FO = 4 Routing Delay         |          | 1.5  |          | 2.3  |          | 2.6  |           | 3.1  |          | 4.3  | ns    |
| t <sub>RD5</sub>                                   | FO = 8 Routing Delay         |          | 1.8  |          | 3.7  |          | 4.2  |           | 5.0  |          | 7.0  | ns    |

**Table 43 • A42MX24 Timing Characteristics (Nominal 3.3 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 3.0 V, T<sub>J</sub> = 70°C)**

| Parameter / Description                        |                                               | –3 Speed |      | –2 Speed |      | –1 Speed |      | Std Speed |      | –F Speed |      | Units |
|------------------------------------------------|-----------------------------------------------|----------|------|----------|------|----------|------|-----------|------|----------|------|-------|
|                                                |                                               | Min.     | Max. | Min.     | Max. | Min.     | Max. | Min.      | Max. | Min.     | Max. |       |
| Logic Module Sequential Timing <sup>3, 4</sup> |                                               |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>CO</sub>                                | Flip-Flop Clock-to-Output                     |          | 2.1  |          | 2.0  |          | 2.3  |           | 2.7  |          | 3.7  | ns    |
| t <sub>GO</sub>                                | Latch Gate-to-Output                          |          | 3.4  |          | 1.9  |          | 2.1  |           | 2.5  |          | 3.4  | ns    |
| t <sub>SUD</sub>                               | Flip-Flop (Latch) Set-Up Time                 | 0.4      |      | 0.5      |      | 0.6      |      | 0.7       |      | 0.9      |      | ns    |
| t <sub>HD</sub>                                | Flip-Flop (Latch) Hold Time                   | 0.0      |      | 0.0      |      | 0.0      |      | 0.0       |      | 0.0      |      | ns    |
| t <sub>RO</sub>                                | Flip-Flop (Latch) Reset-to-Output             |          | 2.0  |          | 2.2  |          | 2.5  |           | 2.9  |          | 4.1  | ns    |
| t <sub>SUENA</sub>                             | Flip-Flop (Latch) Enable Set-Up               | 0.6      |      | 0.6      |      | 0.7      |      | 0.8       |      | 1.2      |      | ns    |
| t <sub>HENA</sub>                              | Flip-Flop (Latch) Enable Hold                 | 0.0      |      | 0.0      |      | 0.0      |      | 0.0       |      | 0.0      |      | ns    |
| t <sub>WCLKA</sub>                             | Flip-Flop (Latch)<br>Clock Active Pulse Width | 4.6      |      | 5.2      |      | 5.8      |      | 6.9       |      | 9.6      |      | ns    |
| t <sub>WASYN</sub>                             | Flip-Flop (Latch)<br>Asynchronous Pulse Width | 6.1      |      | 6.8      |      | 7.7      |      | 9.0       |      | 12.6     |      | ns    |
| Input Module Propagation Delays                |                                               |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>INPY</sub>                              | Input Data Pad-to-Y                           |          | 1.4  |          | 1.6  |          | 1.8  |           | 2.2  |          | 3.0  | ns    |
| t <sub>INGO</sub>                              | Input Latch Gate-to-Output                    |          | 1.8  |          | 1.9  |          | 2.2  |           | 2.6  |          | 3.6  | ns    |
| t <sub>INH</sub>                               | Input Latch Hold                              | 0.0      |      | 0.0      |      | 0.0      |      | 0.0       |      | 0.0      |      | ns    |
| t <sub>INSU</sub>                              | Input Latch Set-Up                            | 0.7      |      | 0.7      |      | 0.8      |      | 1.0       |      | 1.4      |      | ns    |
| t <sub>ILA</sub>                               | Latch Active Pulse Width                      | 6.5      |      | 7.3      |      | 8.2      |      | 9.7       |      | 13.5     |      | ns    |

**Table 43 • A42MX24 Timing Characteristics (Nominal 3.3 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 3.0 V, T<sub>J</sub> = 70°C)**

| Parameter / Description                            |                             |          | -3 Speed |      | -2 Speed |      | -1 Speed |      | Std Speed |      | -F Speed |      | Units |
|----------------------------------------------------|-----------------------------|----------|----------|------|----------|------|----------|------|-----------|------|----------|------|-------|
|                                                    |                             |          | Min.     | Max. | Min.     | Max. | Min.     | Max. | Min.      | Max. | Min.     | Max. |       |
| Input Module Predicted Routing Delays <sup>2</sup> |                             |          |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>IRD1</sub>                                  | FO = 1 Routing Delay        |          | 2.6      |      | 2.9      |      | 3.2      |      | 3.8       |      | 5.3      |      | ns    |
| t <sub>IRD2</sub>                                  | FO = 2 Routing Delay        |          | 2.9      |      | 3.2      |      | 3.6      |      | 4.3       |      | 6.0      |      | ns    |
| t <sub>IRD3</sub>                                  | FO = 3 Routing Delay        |          | 3.2      |      | 3.6      |      | 4.0      |      | 4.8       |      | 6.6      |      | ns    |
| t <sub>IRD4</sub>                                  | FO = 4 Routing Delay        |          | 3.5      |      | 3.9      |      | 4.4      |      | 5.2       |      | 7.3      |      | ns    |
| t <sub>IRD8</sub>                                  | FO = 8 Routing Delay        |          | 4.8      |      | 5.3      |      | 6.1      |      | 7.1       |      | 10.0     |      | ns    |
| Global Clock Network                               |                             |          |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>CKH</sub>                                   | Input LOW to HIGH           | FO = 32  | 4.4      |      | 4.8      |      | 5.5      |      | 6.5       |      | 9.1      |      | ns    |
|                                                    |                             | FO = 486 | 4.8      |      | 5.3      |      | 6.0      |      | 7.1       |      | 10.0     |      | ns    |
| t <sub>CKL</sub>                                   | Input HIGH to LOW           | FO = 32  | 5.1      |      | 5.7      |      | 6.4      |      | 7.6       |      | 10.6     |      | ns    |
|                                                    |                             | FO = 486 | 6.0      |      | 6.6      |      | 7.5      |      | 8.8       |      | 12.4     |      | ns    |
| t <sub>PWH</sub>                                   | Minimum Pulse Width HIGH    | FO = 32  | 3.0      | 3.3  |          | 3.8  |          | 4.5  |           | 6.3  |          | ns   |       |
|                                                    |                             | FO = 486 | 3.3      | 3.7  |          | 4.2  |          | 4.9  |           | 6.9  |          | ns   |       |
| t <sub>PWL</sub>                                   | Minimum Pulse Width LOW     | FO = 32  | 3.0      | 3.4  |          | 3.8  |          | 4.5  |           | 6.3  |          | ns   |       |
|                                                    |                             | FO = 486 | 3.3      | 3.7  |          | 4.2  |          | 4.9  |           | 6.9  |          | ns   |       |
| t <sub>CKSW</sub>                                  | Maximum Skew                | FO = 32  | 0.8      |      | 0.8      |      | 1.0      |      | 1.1       |      | 1.6      |      | ns    |
|                                                    |                             | FO = 486 | 0.8      |      | 0.8      |      | 1.0      |      | 1.1       |      | 1.6      |      | ns    |
| t <sub>SUEXT</sub>                                 | Input Latch External Set-Up | FO = 32  | 0.0      | 0.0  |          | 0.0  |          | 0.0  |           | 0.0  |          | ns   |       |
|                                                    |                             | FO = 486 | 0.0      | 0.0  |          | 0.0  |          | 0.0  |           | 0.0  |          | ns   |       |
| TTL Output Module Timing <sup>5</sup>              |                             |          |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>DLH</sub>                                   | Data-to-Pad HIGH            |          | 3.4      |      | 3.8      |      | 4.3      |      | 5.0       |      | 7.1      |      | ns    |
| t <sub>DHL</sub>                                   | Data-to-Pad LOW             |          | 4.0      |      | 4.4      |      | 5.0      |      | 5.9       |      | 8.3      |      | ns    |
| t <sub>ENZH</sub>                                  | Enable Pad Z to HIGH        |          | 3.6      |      | 4.0      |      | 4.5      |      | 5.3       |      | 7.4      |      | ns    |
| t <sub>ENZL</sub>                                  | Enable Pad Z to LOW         |          | 3.9      |      | 4.4      |      | 5.0      |      | 5.8       |      | 8.2      |      | ns    |
| t <sub>ENHZ</sub>                                  | Enable Pad HIGH to Z        |          | 7.2      |      | 8.0      |      | 9.1      |      | 10.7      |      | 14.9     |      | ns    |
| t <sub>ENLZ</sub>                                  | Enable Pad LOW to Z         |          | 6.7      |      | 7.5      |      | 8.5      |      | 9.9       |      | 13.9     |      | ns    |
| t <sub>GLH</sub>                                   | G-to-Pad HIGH               |          | 4.8      |      | 5.3      |      | 6.0      |      | 7.2       |      | 10.0     |      | ns    |
| t <sub>GHL</sub>                                   | G-to-Pad LOW                |          | 4.8      |      | 5.3      |      | 6.0      |      | 7.2       |      | 10.0     |      | ns    |
| t <sub>LSU</sub>                                   | I/O Latch Output Set-Up     |          | 0.7      |      | 0.7      |      | 0.8      |      | 1.0       |      | 1.4      |      | ns    |

**Table 49 • PL84**

| <b>PL84</b>       |                         |                         |                         |                         |
|-------------------|-------------------------|-------------------------|-------------------------|-------------------------|
| <b>Pin Number</b> | <b>A40MX04 Function</b> | <b>A42MX09 Function</b> | <b>A42MX16 Function</b> | <b>A42MX24 Function</b> |
| 47                | I/O                     | I/O                     | I/O                     | WD, I/O                 |
| 48                | I/O                     | I/O                     | I/O                     | I/O                     |
| 49                | I/O                     | GND                     | GND                     | GND                     |
| 50                | I/O                     | I/O                     | I/O                     | WD, I/O                 |
| 51                | I/O                     | I/O                     | I/O                     | WD, I/O                 |
| 52                | I/O                     | SDO, I/O                | SDO, I/O                | SDO, TDO, I/O           |
| 53                | I/O                     | I/O                     | I/O                     | I/O                     |
| 54                | I/O                     | I/O                     | I/O                     | I/O                     |
| 55                | I/O                     | I/O                     | I/O                     | I/O                     |
| 56                | I/O                     | I/O                     | I/O                     | I/O                     |
| 57                | I/O                     | I/O                     | I/O                     | I/O                     |
| 58                | I/O                     | I/O                     | I/O                     | I/O                     |
| 59                | I/O                     | I/O                     | I/O                     | I/O                     |
| 60                | GND                     | I/O                     | I/O                     | I/O                     |
| 61                | GND                     | I/O                     | I/O                     | I/O                     |
| 62                | I/O                     | I/O                     | I/O                     | TCK, I/O                |
| 63                | I/O                     | LP                      | LP                      | LP                      |
| 64                | CLK, I/O                | VCCA                    | VCCA                    | VCCA                    |
| 65                | I/O                     | VCCI                    | VCCI                    | VCCI                    |
| 66                | MODE                    | I/O                     | I/O                     | I/O                     |
| 67                | VCC                     | I/O                     | I/O                     | I/O                     |
| 68                | VCC                     | I/O                     | I/O                     | I/O                     |
| 69                | I/O                     | I/O                     | I/O                     | I/O                     |
| 70                | I/O                     | GND                     | GND                     | GND                     |
| 71                | I/O                     | I/O                     | I/O                     | I/O                     |
| 72                | SDI, I/O                | I/O                     | I/O                     | I/O                     |
| 73                | DCLK, I/O               | I/O                     | I/O                     | I/O                     |
| 74                | PRA, I/O                | I/O                     | I/O                     | I/O                     |
| 75                | PRB, I/O                | I/O                     | I/O                     | I/O                     |
| 76                | I/O                     | SDI, I/O                | SDI, I/O                | SDI, I/O                |
| 77                | I/O                     | I/O                     | I/O                     | I/O                     |
| 78                | I/O                     | I/O                     | I/O                     | WD, I/O                 |
| 79                | I/O                     | I/O                     | I/O                     | WD, I/O                 |
| 80                | I/O                     | I/O                     | I/O                     | WD, I/O                 |
| 81                | I/O                     | PRA, I/O                | PRA, I/O                | PRA, I/O                |
| 82                | GND                     | I/O                     | I/O                     | I/O                     |
| 83                | I/O                     | CLKA, I/O               | CLKA, I/O               | CLKA, I/O               |

Figure 44 • PQ208




Table 53 • PQ208

| PQ208      |                  |                  |                  |
|------------|------------------|------------------|------------------|
| Pin Number | A42MX16 Function | A42MX24 Function | A42MX36 Function |
| 1          | GND              | GND              | GND              |
| 2          | NC               | VCCA             | VCCA             |
| 3          | MODE             | MODE             | MODE             |
| 4          | I/O              | I/O              | I/O              |
| 5          | I/O              | I/O              | I/O              |
| 6          | I/O              | I/O              | I/O              |
| 7          | I/O              | I/O              | I/O              |
| 8          | I/O              | I/O              | I/O              |
| 9          | NC               | I/O              | I/O              |
| 10         | NC               | I/O              | I/O              |
| 11         | NC               | I/O              | I/O              |
| 12         | I/O              | I/O              | I/O              |
| 13         | I/O              | I/O              | I/O              |
| 14         | I/O              | I/O              | I/O              |
| 15         | I/O              | I/O              | I/O              |
| 16         | NC               | I/O              | I/O              |
| 17         | VCCA             | VCCA             | VCCA             |
| 18         | I/O              | I/O              | I/O              |
| 19         | I/O              | I/O              | I/O              |
| 20         | I/O              | I/O              | I/O              |

**Table 54 • PQ240**

| <b>PQ240</b>      |                         |
|-------------------|-------------------------|
| <b>Pin Number</b> | <b>A42MX36 Function</b> |
| 163               | WD, I/O                 |
| 164               | WD, I/O                 |
| 165               | I/O                     |
| 166               | QCLKA, I/O              |
| 167               | I/O                     |
| 168               | I/O                     |
| 169               | I/O                     |
| 170               | I/O                     |
| 171               | I/O                     |
| 172               | VCCI                    |
| 173               | I/O                     |
| 174               | WD, I/O                 |
| 175               | WD, I/O                 |
| 176               | I/O                     |
| 177               | I/O                     |
| 178               | TDI, I/O                |
| 179               | TMS, I/O                |
| 180               | GND                     |
| 181               | VCCA                    |
| 182               | GND                     |
| 183               | I/O                     |
| 184               | I/O                     |
| 185               | I/O                     |
| 186               | I/O                     |
| 187               | I/O                     |
| 188               | I/O                     |
| 189               | I/O                     |
| 190               | I/O                     |
| 191               | I/O                     |
| 192               | VCCI                    |
| 193               | I/O                     |
| 194               | I/O                     |
| 195               | I/O                     |
| 196               | I/O                     |
| 197               | I/O                     |
| 198               | I/O                     |
| 199               | I/O                     |

**Table 60 • BG272**

| <b>BG272</b>      |                         |
|-------------------|-------------------------|
| <b>Pin Number</b> | <b>A42MX36 Function</b> |
| A6                | I/O                     |
| A7                | WD, I/O                 |
| A8                | WD, I/O                 |
| A9                | I/O                     |
| A10               | I/O                     |
| A11               | CLKA                    |
| A12               | I/O                     |
| A13               | I/O                     |
| A14               | I/O                     |
| A15               | I/O                     |
| A16               | WD, I/O                 |
| A17               | I/O                     |
| A18               | I/O                     |
| A19               | GND                     |
| A20               | GND                     |
| B1                | GND                     |
| B2                | GND                     |
| B3                | DCLK, I/O               |
| B4                | I/O                     |
| B5                | I/O                     |
| B6                | I/O                     |
| B7                | WD, I/O                 |
| B8                | I/O                     |
| B9                | PRB, I/O                |
| B10               | I/O                     |
| B11               | I/O                     |
| B12               | WD, I/O                 |
| B13               | I/O                     |
| B14               | I/O                     |
| B15               | WD, I/O                 |
| B16               | I/O                     |
| B17               | WD, I/O                 |
| B18               | I/O                     |
| B19               | GND                     |
| B20               | GND                     |
| C1                | I/O                     |
| C2                | MODE                    |

**Table 60 • BG272**

| <b>BG272</b>      |                         |
|-------------------|-------------------------|
| <b>Pin Number</b> | <b>A42MX36 Function</b> |
| J9                | GND                     |
| J10               | GND                     |
| J11               | GND                     |
| J12               | GND                     |
| J17               | VCCA                    |
| J18               | I/O                     |
| J19               | I/O                     |
| J20               | I/O                     |
| K1                | I/O                     |
| K2                | I/O                     |
| K3                | I/O                     |
| K4                | VCCI                    |
| K9                | GND                     |
| K10               | GND                     |
| K11               | GND                     |
| K12               | GND                     |
| K17               | I/O                     |
| K18               | VCCA                    |
| K19               | VCCA                    |
| K20               | LP                      |
| L1                | I/O                     |
| L2                | I/O                     |
| L3                | VCCA                    |
| L4                | VCCA                    |
| L9                | GND                     |
| L10               | GND                     |
| L11               | GND                     |
| L12               | GND                     |
| L17               | VCCI                    |
| L18               | I/O                     |
| L19               | I/O                     |
| L20               | TCK, I/O                |
| M1                | I/O                     |
| M2                | I/O                     |
| M3                | I/O                     |
| M4                | VCCI                    |
| M9                | GND                     |

**Table 62 • CQ172**

|    |      |
|----|------|
| 60 | I/O  |
| 61 | I/O  |
| 62 | I/O  |
| 63 | I/O  |
| 64 | I/O  |
| 65 | GND  |
| 66 | VCC  |
| 67 | I/O  |
| 68 | I/O  |
| 69 | I/O  |
| 70 | I/O  |
| 71 | I/O  |
| 72 | I/O  |
| 73 | I/O  |
| 74 | I/O  |
| 75 | GND  |
| 76 | I/O  |
| 77 | I/O  |
| 78 | I/O  |
| 79 | I/O  |
| 80 | VCCI |
| 81 | I/O  |
| 82 | I/O  |
| 83 | I/O  |
| 84 | I/O  |
| 85 | SDO  |
| 86 | I/O  |
| 87 | I/O  |
| 88 | I/O  |
| 89 | I/O  |
| 90 | I/O  |
| 91 | I/O  |
| 92 | I/O  |
| 93 | I/O  |
| 94 | I/O  |
| 95 | I/O  |
| 96 | I/O  |
| 97 | I/O  |
| 98 | GND  |