



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### Understanding Embedded - FPGAs (Field Programmable Gate Array)



Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

|                                |                                                                                                                                                                 |
|--------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status                 | Active                                                                                                                                                          |
| Number of LABs/CLBs            | -                                                                                                                                                               |
| Number of Logic Elements/Cells | -                                                                                                                                                               |
| Total RAM Bits                 | -                                                                                                                                                               |
| Number of I/O                  | 34                                                                                                                                                              |
| Number of Gates                | 6000                                                                                                                                                            |
| Voltage - Supply               | 3V ~ 3.6V, 4.75V ~ 5.25V                                                                                                                                        |
| Mounting Type                  | Surface Mount                                                                                                                                                   |
| Operating Temperature          | 0°C ~ 70°C (TA)                                                                                                                                                 |
| Package / Case                 | 44-LCC (J-Lead)                                                                                                                                                 |
| Supplier Device Package        | 44-PLCC (16.59x16.59)                                                                                                                                           |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/microchip-technology/a40mx04-2plg44">https://www.e-xfl.com/product-detail/microchip-technology/a40mx04-2plg44</a> |

**Figure 8 • Clock Networks of 42MX Devices****Figure 9 • Quadrant Clock Network of A42MX36 Devices**

**Note:** \*QCLK1IN, QCLK2IN, QCLK3IN, and QCLK4IN are internally-generated signals.

### 3.2.5 MultiPlex I/O Modules

42MX devices feature Multiplex I/Os and support 5.0 V, 3.3 V, and mixed 3.3 V/5.0 V operations.

The MultiPlex I/O modules provide the interface between the device pins and the logic array. Figure 10, page 12 is a block diagram of the 42MX I/O module. A variety of user functions, determined by a library macro selection, can be implemented in the module. (See the *Antifuse Macro Library Guide* for more information.) All 42MX I/O modules contain tristate buffers, with input and output latches that can be configured for input, output, or bidirectional operation.

All 42MX devices contain flexible I/O structures, where each output pin has a dedicated output-enable control (Figure 10, page 12). The I/O module can be used to latch input or output data, or both, providing fast set-up time. In addition, the Designer software tools can build a D-type flip-flop using a C-module combined with an I/O module to register input and output signals. See the *Antifuse Macro Library Guide* for more details.

A42MX24 and A42MX36 devices also offer selectable PCI output drives, enabling 100% compliance with version 2.1 of the PCI specification. For low-power systems, all inputs and outputs are turned off to reduce current consumption to below 500  $\mu$ A.

To achieve 5.0 V or 3.3 V PCI-compliant output drives on A42MX24 and A42MX36 devices, a chip-wide PCI fuse is programmed via the Device Selection Wizard in the Designer software (Figure 11, page 12). When the PCI fuse is not programmed, the output drive is standard.

Silicon Sculptor programs devices independently to achieve the fastest programming times possible. After being programmed, each fuse is verified to insure that it has been programmed correctly. Furthermore, at the end of programming, there are integrity tests that are run to ensure no extra fuses have been programmed. Not only does it test fuses (both programmed and non-programmed), Silicon Sculptor also allows self-test to verify its own hardware extensively.

The procedure for programming an MX device using Silicon Sculptor is as follows:

1. Load the \*.AFM file
2. Select the device to be programmed
3. Begin programming

When the design is ready to go to production, Microsemi offers device volume-programming services either through distribution partners or via In-House Programming from the factory.

For more details on programming MX devices, see the *AC225: Programming Antifuse Devices* application note and the *Silicon Sculptor 3 Programmers User Guide*.

### 3.3.4 Power Supply

MX devices are designed to operate in both 5.0V and 3.3V environments. In particular, 42MX devices can operate in mixed 5.0 V/3.3 V systems. The following table describes the voltage support of MX devices.

**Table 6 • Voltage Support of MX Devices**

| Device | VCC   | VCCA  | VCCI  | Maximum Input Tolerance | Nominal Output Voltage |
|--------|-------|-------|-------|-------------------------|------------------------|
| 40MX   | 5.0 V | –     | –     | 5.5 V                   | 5.0 V                  |
|        | 3.3 V | –     | –     | 3.6 V                   | 3.3 V                  |
| 42MX   | –     | 5.0 V | 5.0 V | 5.5 V                   | 5.0 V                  |
|        | –     | 3.3 V | 3.3 V | 3.6 V                   | 3.3 V                  |
|        | –     | 5.0 V | 3.3 V | 5.5 V                   | 3.3 V                  |

For A42MX24 and A42MX36 devices the VCCA supply has to be monotonic during power up in order for the POR to issue reset to the JTAG state machine correctly. For more information, see the *AC291: 42MX Family Devices Power-Up Behavior*.

### 3.3.5 Power-Up/Down in Mixed-Voltage Mode

When powering up 42MX in mixed voltage mode (VCCA = 5.0 V and VCCI = 3.3 V), VCCA must be greater than or equal to VCCI throughout the power-up sequence. If VCCI exceeds VCCA during power-up, one of two things will happen:

- The input protection diode on the I/Os will be forward biased
- The I/Os will be at logical High

In either case, ICC rises to high levels. For power-down, any sequence with VCCA and VCCI can be implemented.

### 3.3.6 Transient Current

Due to the simultaneous random logic switching activity during power-up, a transient current may appear on the core supply (VCC). Customers must use a regulator for the VCC supply that can source a minimum of 100 mA for transient current during power-up. Failure to provide enough power can prevent the system from powering up properly and result in functional failure. However, there are no reliability concerns, since transient current is distributed across the die instead of confined to a localized spot.

Since the transient current is not due to I/O switching, its value and duration are independent of the VCCI.

Additionally, the back-annotation flow is compatible with all the major simulators and the simulation results can be cross-probed with Silicon Explorer II, Microsemi's integrated verification and logic analysis tool. Another tool included in the Libero software is the SmartGen macro builder, which easily creates popular and commonly used logic functions for implementation into your schematic or HDL design.

Microsemi's Libero software is compatible with the most popular FPGA design entry and verification tools from companies such as Mentor Graphics, Synopsys, and Cadence design systems.

See the Libero IDE web content at [www.microsemi.com/soc/products/software/libero/default.aspx](http://www.microsemi.com/soc/products/software/libero/default.aspx) for further information on licensing and current operating system support.

## 3.6 Related Documents

The following sections give the list of related documents which can be referred for this datasheet.

### 3.6.1 Application Notes

- *AC278: BSDL Files Format Description*
- *AC225: Programming Antifuse Devices*
- *AC168: Implementation of Security in Microsemi Antifuse FPGAs*

### 3.6.2 User Guides and Manuals

- *Antifuse Macro Library Guide*
- *Silicon Sculptor Programmers User Guide*

### 3.6.3 Miscellaneous

*Libero IDE Flow Diagram*

## 3.7 5.0 V Operating Conditions

The following tables show 5.0 V operating conditions.

**Table 12 • Absolute Maximum Ratings for 40MX Devices\***

| Symbol           | Parameter           | Limits          | Units |
|------------------|---------------------|-----------------|-------|
| VCC              | DC Supply Voltage   | –0.5 to +7.0    | V     |
| VI               | Input Voltage       | –0.5 to VCC+0.5 | V     |
| VO               | Output Voltage      | –0.5 to VCC+0.5 | V     |
| t <sub>STG</sub> | Storage Temperature | –65 to +150     | °C    |

**Note:** \*Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. Exposure to absolute maximum rated conditions for extended periods may affect device reliability. Devices should not be operated outside the recommended operating conditions.

**Table 13 • Absolute Maximum Ratings for 42MX Devices\***

| Symbol           | Parameter                   | Limits           | Units |
|------------------|-----------------------------|------------------|-------|
| VCCI             | DC Supply Voltage for I/Os  | –0.5 to +7.0     | V     |
| VCCA             | DC Supply Voltage for Array | –0.5 to +7.0     | V     |
| VI               | Input Voltage               | –0.5 to VCCI+0.5 | V     |
| VO               | Output Voltage              | –0.5 to VCCI+0.5 | V     |
| t <sub>STG</sub> | Storage Temperature         | –65 to +150      | °C    |

reliability. Devices should not be operated outside the recommended operating conditions.

**Table 21 • Recommended Operating Conditions**

| Parameter          | Commercial   | Industrial | Military    | Units |
|--------------------|--------------|------------|-------------|-------|
| Temperature Range* | 0 to +70     | –40 to +85 | –55 to +125 | °C    |
| VCCA               | 4.75 to 5.25 | 4.5 to 5.5 | 4.5 to 5.5  | V     |
| VCCI               | 3.14 to 3.47 | 3.0 to 3.6 | 3.0 to 3.6  | V     |

**Note:** \*Ambient temperature ( $T_A$ ) is used for commercial and industrial grades; case temperature ( $T_C$ ) is used for military grades.

### 3.9.3 Output Drive Characteristics for 3.3 V PCI Signaling

**Table 25 • DC Specification (3.3 V PCI Signaling)<sup>1</sup>**

| Symbol           | Parameter                  | Condition         | PCI  |           | MX   |                     | Units |
|------------------|----------------------------|-------------------|------|-----------|------|---------------------|-------|
|                  |                            |                   | Min. | Max.      | Min. | Max.                |       |
| VCCI             | Supply Voltage for I/Os    |                   | 3.0  | 3.6       | 3.0  | 3.6 <sup>2</sup>    | V     |
| VIH              | Input High Voltage         |                   | 0.5  | VCC + 0.5 | 0.5  | VCCI + 0.3          | V     |
| VIL              | Input Low Voltage          |                   | −0.5 | 0.8       | −0.3 | 0.8                 | V     |
| IIH              | Input High Leakage Current | VIN = 2.7 V       |      | 70        |      | 10                  | μA    |
| IIL              | Input Leakage Current      |                   |      | −70       |      | −10                 | μA    |
| VOH              | Output High Voltage        | IOUT = −2 mA      | 0.9  |           | 3.3  |                     | V     |
| VOL              | Output Low Voltage         | IOUT = 3 mA, 6 mA |      | 0.1       |      | 0.1 VCCI            | V     |
| CIN              | Input Pin Capacitance      |                   |      | 10        |      | 10                  | pF    |
| CLK              | CLK Pin Capacitance        |                   | 5    | 12        |      | 10                  | pF    |
| L <sub>PIN</sub> | Pin Inductance             |                   |      | 20        |      | < 8 nH <sup>3</sup> | nH    |

1. PCI Local Bus Specification, Version 2.1, Section 4.2.2.1.

2. Maximum rating for VCCI −0.5 V to 7.0V.


3. Dependent upon the chosen package. PCI recommends QFP and BGA packaging to reduce pin inductance and capacitance.

**Table 26 • AC Specifications for (3.3 V PCI Signaling)\***

| Symbol   | Parameter             | Condition           | PCI                     |      | MX   |      | Units |
|----------|-----------------------|---------------------|-------------------------|------|------|------|-------|
|          |                       |                     | Min.                    | Max. | Min. | Max. |       |
| ICL      | Low Clamp Current     | −5 < VIN ≤ −1       | −25 + (VIN + 1) / 0.015 |      | −60  | −10  | mA    |
| Slew (r) | Output Rise Slew Rate | 0.2 V to 0.6 V load | 1                       | 4    | 1.8  | 2.8  | V/ns  |
| Slew (f) | Output Fall Slew Rate | 0.6 V to 0.2 V load | 1                       | 4    | 2.8  | 4.0  | V/ns  |


**Note:** \*PCI Local Bus Specification, Version 2.1, Section 4.2.2.2.

Figure 30 • 42MX SRAM Write Operation




**Note:** Identical timing for falling edge clock

Figure 31 • 42MX SRAM Synchronous Read Operation



**Note:** Identical timing for falling edge clock

Figure 32 • 42MX SRAM Asynchronous Read Operation—Type 1 (Read Address Controlled)



**Table 34 • A40MX02 Timing Characteristics (Nominal 5.0 V Operation) (continued)**  
(Worst-Case Commercial Conditions, VCC = 4.75 V, T<sub>J</sub> = 70°C)

| Parameter / Description                |                      | –3 Speed |      | –2 Speed |      | –1 Speed |      | Std Speed |      | –F Speed |      | Units |
|----------------------------------------|----------------------|----------|------|----------|------|----------|------|-----------|------|----------|------|-------|
|                                        |                      | Min.     | Max. | Min.     | Max. | Min.     | Max. | Min.      | Max. | Min.     | Max. |       |
| TTL Output Module Timing <sup>4</sup>  |                      |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>DLH</sub>                       | Data-to-Pad HIGH     |          | 3.3  |          | 3.8  |          | 4.3  |           | 5.1  |          | 7.2  | ns    |
| t <sub>DHL</sub>                       | Data-to-Pad LOW      |          | 4.0  |          | 4.6  |          | 5.2  |           | 6.1  |          | 8.6  | ns    |
| t <sub>ENZH</sub>                      | Enable Pad Z to HIGH |          | 3.7  |          | 4.3  |          | 4.9  |           | 5.8  |          | 8.0  | ns    |
| t <sub>ENZL</sub>                      | Enable Pad Z to LOW  |          | 4.7  |          | 5.4  |          | 6.1  |           | 7.2  |          | 10.1 | ns    |
| t <sub>ENHZ</sub>                      | Enable Pad HIGH to Z |          | 7.9  |          | 9.1  |          | 10.4 |           | 12.2 |          | 17.1 | ns    |
| t <sub>ENLZ</sub>                      | Enable Pad LOW to Z  |          | 5.9  |          | 6.8  |          | 7.7  |           | 9.0  |          | 12.6 | ns    |
| d <sub>TLH</sub>                       | Delta LOW to HIGH    |          | 0.02 |          | 0.02 |          | 0.03 |           | 0.03 |          | 0.04 | ns/pF |
| d <sub>THL</sub>                       | Delta HIGH to LOW    |          | 0.03 |          | 0.03 |          | 0.03 |           | 0.04 |          | 0.06 | ns/pF |
| CMOS Output Module Timing <sup>4</sup> |                      |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>DLH</sub>                       | Data-to-Pad HIGH     |          | 3.9  |          | 4.5  |          | 5.1  |           | 6.05 |          | 8.5  | ns    |
| t <sub>DHL</sub>                       | Data-to-Pad LOW      |          | 3.4  |          | 3.9  |          | 4.4  |           | 5.2  |          | 7.3  | ns    |
| t <sub>ENZH</sub>                      | Enable Pad Z to HIGH |          | 3.4  |          | 3.9  |          | 4.4  |           | 5.2  |          | 7.3  | ns    |
| t <sub>ENZL</sub>                      | Enable Pad Z to LOW  |          | 4.9  |          | 5.6  |          | 6.4  |           | 7.5  |          | 10.5 | ns    |
| t <sub>ENHZ</sub>                      | Enable Pad HIGH to Z |          | 7.9  |          | 9.1  |          | 10.4 |           | 12.2 |          | 17.0 | ns    |
| t <sub>ENLZ</sub>                      | Enable Pad LOW to Z  |          | 5.9  |          | 6.8  |          | 7.7  |           | 9.0  |          | 12.6 | ns    |
| d <sub>TLH</sub>                       | Delta LOW to HIGH    |          | 0.03 |          | 0.04 |          | 0.04 |           | 0.05 |          | 0.07 | ns/pF |
| d <sub>THL</sub>                       | Delta HIGH to LOW    |          | 0.02 |          | 0.02 |          | 0.03 |           | 0.03 |          | 0.04 | ns/pF |

1. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance
2. Set-up times assume fanout of 3. Further testing information can be obtained from the Timer utility
3. The hold time for the DFME1A macro may be greater than 0 ns. Use the Timer tool from the Designer software to check the hold time for this macro.
4. Delays based on 35pF loading

**Table 35 • A40MX02 Timing Characteristics (Nominal 3.3 V Operation)**  
(Worst-Case Commercial Conditions, VCC = 3.0 V, T<sub>J</sub> = 70°C)

| Parameter / Description                            |                              | –3 Speed |      | –2 Speed |      | –1 Speed |      | Std Speed |      | –F Speed |      | Units |
|----------------------------------------------------|------------------------------|----------|------|----------|------|----------|------|-----------|------|----------|------|-------|
|                                                    |                              | Min.     | Max. | Min.     | Max. | Min.     | Max. | Min.      | Max. | Min.     | Max. |       |
| Logic Module Propagation Delays                    |                              |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>PD1</sub>                                   | Single Module                |          | 1.7  |          | 2.0  |          | 2.3  |           | 2.7  |          | 3.7  | ns    |
| t <sub>PD2</sub>                                   | Dual-Module Macros           |          | 3.7  |          | 4.3  |          | 4.9  |           | 5.7  |          | 8.0  | ns    |
| t <sub>CO</sub>                                    | Sequential Clock-to-Q        |          | 1.7  |          | 2.0  |          | 2.3  |           | 2.7  |          | 3.7  | ns    |
| t <sub>GO</sub>                                    | Latch G-to-Q                 |          | 1.7  |          | 2.0  |          | 2.3  |           | 2.7  |          | 3.7  | ns    |
| t <sub>RS</sub>                                    | Flip-Flop (Latch) Reset-to-Q |          | 1.7  |          | 2.0  |          | 2.3  |           | 2.7  |          | 3.7  | ns    |
| Logic Module Predicted Routing Delays <sup>1</sup> |                              |          |      |          |      |          |      |           |      |          |      |       |

**Table 35 • A40MX02 Timing Characteristics (Nominal 3.3 V Operation) (continued)**  
**(Worst-Case Commercial Conditions, VCC = 3.0 V, T<sub>J</sub> = 70°C)**

| Parameter / Description                                  |                                              | –3 Speed |      | –2 Speed |      | –1 Speed |      | Std Speed |      | –F Speed |      | Units |
|----------------------------------------------------------|----------------------------------------------|----------|------|----------|------|----------|------|-----------|------|----------|------|-------|
|                                                          |                                              | Min.     | Max. | Min.     | Max. | Min.     | Max. | Min.      | Max. | Min.     | Max. |       |
| t <sub>RD1</sub>                                         | FO = 1 Routing Delay                         |          | 2.0  |          | 2.2  |          | 2.5  |           | 3.0  |          | 4.2  | ns    |
| t <sub>RD2</sub>                                         | FO = 2 Routing Delay                         |          | 2.7  |          | 3.1  |          | 3.5  |           | 4.1  |          | 5.7  | ns    |
| t <sub>RD3</sub>                                         | FO = 3 Routing Delay                         |          | 3.4  |          | 3.9  |          | 4.4  |           | 5.2  |          | 7.3  | ns    |
| t <sub>RD4</sub>                                         | FO = 4 Routing Delay                         |          | 4.2  |          | 4.8  |          | 5.4  |           | 6.3  |          | 8.9  | ns    |
| t <sub>RD8</sub>                                         | FO = 8 Routing Delay                         |          | 7.1  |          | 8.2  |          | 9.2  |           | 10.9 |          | 15.2 | ns    |
| <b>Logic Module Sequential Timing<sup>2</sup></b>        |                                              |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>SUD</sub>                                         | Flip-Flop (Latch) Data Input Set-Up          |          | 4.3  |          | 4.9  |          | 5.6  |           | 6.6  |          | 9.2  | ns    |
| t <sub>HD</sub> <sup>3</sup>                             | Flip-Flop (Latch) Data Input Hold            |          | 0.0  |          | 0.0  |          | 0.0  |           | 0.0  |          | 0.0  | ns    |
| t <sub>SUENA</sub>                                       | Flip-Flop (Latch) Enable Set-Up              |          | 4.3  |          | 4.9  |          | 5.6  |           | 6.6  |          | 9.2  | ns    |
| t <sub>HENA</sub>                                        | Flip-Flop (Latch) Enable Hold                |          | 0.0  |          | 0.0  |          | 0.0  |           | 0.0  |          | 0.0  | ns    |
| t <sub>WCLKA</sub>                                       | Flip-Flop (Latch) Clock Active Pulse Width   |          | 4.6  |          | 5.3  |          | 6.0  |           | 7.0  |          | 9.8  | ns    |
| t <sub>WASYN</sub>                                       | Flip-Flop (Latch) Asynchronous Pulse Width   |          | 4.6  |          | 5.3  |          | 6.0  |           | 7.0  |          | 9.8  | ns    |
| t <sub>A</sub>                                           | Flip-Flop Clock Input Period                 |          | 6.8  |          | 7.8  |          | 8.9  |           | 10.4 |          | 14.6 | ns    |
| f <sub>MAX</sub>                                         | Flip-Flop (Latch) Clock Frequency (FO = 128) |          | 109  |          | 101  |          | 92   |           | 80   |          | 48   | MHz   |
| <b>Input Module Propagation Delays</b>                   |                                              |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>INYH</sub>                                        | Pad-to-Y HIGH                                |          | 1.0  |          | 1.1  |          | 1.3  |           | 1.5  |          | 2.1  | ns    |
| t <sub>INYL</sub>                                        | Pad-to-Y LOW                                 |          | 0.9  |          | 1.0  |          | 1.1  |           | 1.3  |          | 1.9  | ns    |
| <b>Input Module Predicted Routing Delays<sup>1</sup></b> |                                              |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>IRD1</sub>                                        | FO = 1 Routing Delay                         |          | 2.9  |          | 3.4  |          | 3.8  |           | 4.5  |          | 6.3  | ns    |
| t <sub>IRD2</sub>                                        | FO = 2 Routing Delay                         |          | 3.6  |          | 4.2  |          | 4.8  |           | 5.6  |          | 7.8  | ns    |
| t <sub>IRD3</sub>                                        | FO = 3 Routing Delay                         |          | 4.4  |          | 5.0  |          | 5.7  |           | 6.7  |          | 9.4  | ns    |
| t <sub>IRD4</sub>                                        | FO = 4 Routing Delay                         |          | 5.1  |          | 5.9  |          | 6.7  |           | 7.8  |          | 11.0 | ns    |
| t <sub>IRD8</sub>                                        | FO = 8 Routing Delay                         |          | 8.0  |          | 9.26 |          | 10.5 |           | 12.6 |          | 17.3 | ns    |
| <b>Global Clock Network</b>                              |                                              |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>CKH</sub>                                         | Input LOW to HIGH                            | FO = 16  | 6.4  |          | 7.4  |          | 8.3  |           | 9.8  |          | 13.7 | ns    |
|                                                          |                                              | FO = 128 | 6.4  |          | 7.4  |          | 8.3  |           | 9.8  |          | 13.7 |       |
| t <sub>CKL</sub>                                         | Input HIGH to LOW                            | FO = 16  | 6.7  |          | 7.8  |          | 8.8  |           | 10.4 |          | 14.5 | ns    |
|                                                          |                                              | FO = 128 | 6.7  |          | 7.8  |          | 8.8  |           | 10.4 |          | 14.5 |       |
| t <sub>PWH</sub>                                         | Minimum Pulse Width HIGH                     | FO = 16  | 3.1  |          | 3.6  |          | 4.1  |           | 4.8  |          | 6.7  | ns    |
|                                                          |                                              | FO = 128 | 3.3  |          | 3.8  |          | 4.3  |           | 5.1  |          | 7.1  |       |
| t <sub>PWL</sub>                                         | Minimum Pulse Width LOW                      | FO = 16  | 3.1  |          | 3.6  |          | 4.1  |           | 4.8  |          | 6.7  | ns    |
|                                                          |                                              | FO = 128 | 3.3  |          | 3.8  |          | 4.3  |           | 5.1  |          | 7.1  |       |
| t <sub>CKSW</sub>                                        | Maximum Skew                                 | FO = 16  | 0.6  |          | 0.6  |          | 0.7  |           | 0.8  |          | 1.2  | ns    |
|                                                          |                                              | FO = 128 | 0.8  |          | 0.9  |          | 1.0  |           | 1.2  |          | 1.6  |       |

**Table 36 • A40MX04 Timing Characteristics (Nominal 5.0 V Operation) (continued)**(Worst-Case Commercial Conditions, VCC = 4.75 V, T<sub>J</sub> = 70°C)

| Parameter / Description |                     | –3 Speed |      | –2 Speed |      | –1 Speed |      | Std Speed |      | –F Speed |      | Units |
|-------------------------|---------------------|----------|------|----------|------|----------|------|-----------|------|----------|------|-------|
|                         |                     | Min.     | Max. | Min.     | Max. | Min.     | Max. | Min.      | Max. | Min.     | Max. |       |
| t <sub>ENLZ</sub>       | Enable Pad LOW to Z |          | 5.9  |          | 6.8  |          | 7.7  |           | 9.0  |          | 12.6 | ns    |
| d <sub>TLH</sub>        | Delta LOW to HIGH   |          | 0.02 |          | 0.02 |          | 0.03 |           | 0.03 |          | 0.04 | ns/pF |
| d <sub>THL</sub>        | Delta HIGH to LOW   |          | 0.03 |          | 0.03 |          | 0.03 |           | 0.04 |          | 0.06 | ns/pF |

**Table 38 • A42MX09 Timing Characteristics (Nominal 5.0 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 4.75 V, T<sub>J</sub> = 70°C)**

| Parameter / Description                            |                             |          | –3 Speed |      | –2 Speed |      | –1 Speed |      | Std Speed |      | –F Speed |      | Units |
|----------------------------------------------------|-----------------------------|----------|----------|------|----------|------|----------|------|-----------|------|----------|------|-------|
|                                                    |                             |          | Min.     | Max. | Min.     | Max. | Min.     | Max. | Min.      | Max. | Min.     | Max. |       |
| Input Module Propagation Delays                    |                             |          |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>INYH</sub>                                  | Pad-to-Y HIGH               |          | 1.0      |      | 1.2      |      | 1.3      |      | 1.6       |      | 2.2      |      | ns    |
| t <sub>INYL</sub>                                  | Pad-to-Y LOW                |          | 0.8      |      | 0.9      |      | 1.0      |      | 1.2       |      | 1.7      |      | ns    |
| t <sub>INGH</sub>                                  | G to Y HIGH                 |          | 1.3      |      | 1.4      |      | 1.6      |      | 1.9       |      | 2.7      |      | ns    |
| t <sub>INGL</sub>                                  | G to Y LOW                  |          | 1.3      |      | 1.4      |      | 1.6      |      | 1.9       |      | 2.7      |      | ns    |
| Input Module Predicted Routing Delays <sup>2</sup> |                             |          |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>IRD1</sub>                                  | FO = 1 Routing Delay        |          | 2.0      |      | 2.2      |      | 2.5      |      | 3.0       |      | 4.2      |      | ns    |
| t <sub>IRD2</sub>                                  | FO = 2 Routing Delay        |          | 2.3      |      | 2.5      |      | 2.9      |      | 3.4       |      | 4.7      |      | ns    |
| t <sub>IRD3</sub>                                  | FO = 3 Routing Delay        |          | 2.5      |      | 2.8      |      | 3.2      |      | 3.7       |      | 5.2      |      | ns    |
| t <sub>IRD4</sub>                                  | FO = 4 Routing Delay        |          | 2.8      |      | 3.1      |      | 3.5      |      | 4.1       |      | 5.7      |      | ns    |
| t <sub>IRD8</sub>                                  | FO = 8 Routing Delay        |          | 3.7      |      | 4.1      |      | 4.7      |      | 5.5       |      | 7.7      |      | ns    |
| Global Clock Network                               |                             |          |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>CKH</sub>                                   | Input LOW to HIGH           | FO = 32  | 2.4      |      | 2.7      |      | 3.0      |      | 3.6       |      | 5.0      |      | ns    |
|                                                    |                             | FO = 256 | 2.7      |      | 3.0      |      | 3.4      |      | 4.0       |      | 5.5      |      | ns    |
| t <sub>CKL</sub>                                   | Input HIGH to LOW           | FO = 32  | 3.5      |      | 3.9      |      | 4.4      |      | 5.2       |      | 7.3      |      | ns    |
|                                                    |                             | FO = 256 | 3.9      |      | 4.3      |      | 4.9      |      | 5.7       |      | 8.0      |      | ns    |
| t <sub>PWH</sub>                                   | Minimum Pulse Width HIGH    | FO = 32  | 1.2      |      | 1.4      |      | 1.5      |      | 1.8       |      | 2.5      |      | ns    |
|                                                    |                             | FO = 256 | 1.3      |      | 1.5      |      | 1.7      |      | 2.0       |      | 2.7      |      | ns    |
| t <sub>PWL</sub>                                   | Minimum Pulse Width LOW     | FO = 32  | 1.2      |      | 1.4      |      | 1.5      |      | 1.8       |      | 2.5      |      | ns    |
|                                                    |                             | FO = 256 | 1.3      |      | 1.5      |      | 1.7      |      | 2.0       |      | 2.7      |      | ns    |
| t <sub>CKSW</sub>                                  | Maximum Skew                | FO = 32  | 0.3      |      | 0.3      |      | 0.4      |      | 0.5       |      | 0.6      |      | ns    |
|                                                    |                             | FO = 256 | 0.3      |      | 0.3      |      | 0.4      |      | 0.5       |      | 0.6      |      | ns    |
| t <sub>SUEXT</sub>                                 | Input Latch External Set-Up | FO = 32  | 0.0      |      | 0.0      |      | 0.0      |      | 0.0       |      | 0.0      |      | ns    |
|                                                    |                             | FO = 256 | 0.0      |      | 0.0      |      | 0.0      |      | 0.0       |      | 0.0      |      | ns    |
| t <sub>HEXT</sub>                                  | Input Latch External Hold   | FO = 32  | 2.3      |      | 2.6      |      | 3.0      |      | 3.5       |      | 4.9      |      | ns    |
|                                                    |                             | FO = 256 | 2.2      |      | 2.4      |      | 3.3      |      | 3.9       |      | 5.5      |      | ns    |
| t <sub>P</sub>                                     | Minimum Period              | FO = 32  | 3.4      |      | 3.7      |      | 4.0      |      | 4.7       |      | 7.8      |      | ns    |
|                                                    |                             | FO = 256 | 3.7      |      | 4.1      |      | 4.5      |      | 5.2       |      | 8.6      |      | ns    |
| f <sub>MAX</sub>                                   | Maximum Frequency           | FO = 32  | 296      |      | 269      |      | 247      |      | 215       |      | 129      |      | MHz   |
|                                                    |                             | FO = 256 | 268      |      | 244      |      | 224      |      | 195       |      | 117      |      | MHz   |

**Table 42 • A42MX24 Timing Characteristics (Nominal 5.0 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 4.75 V, T<sub>J</sub> = 70°C)**

| Parameter / Description                |                                              | -3 Speed |      | -2 Speed |      | -1 Speed |      | Std Speed |      | -F Speed |      | Units |
|----------------------------------------|----------------------------------------------|----------|------|----------|------|----------|------|-----------|------|----------|------|-------|
|                                        |                                              | Min.     | Max. | Min.     | Max. | Min.     | Max. | Min.      | Max. | Min.     | Max. |       |
| CMOS Output Module Timing <sup>5</sup> |                                              |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>DLH</sub>                       | Data-to-Pad HIGH                             |          | 3.1  |          | 3.5  |          | 3.9  |           | 4.6  |          | 6.4  | ns    |
| t <sub>DHL</sub>                       | Data-to-Pad LOW                              |          | 2.4  |          | 2.6  |          | 3.0  |           | 3.5  |          | 4.9  | ns    |
| t <sub>ENZH</sub>                      | Enable Pad Z to HIGH                         |          | 2.5  |          | 2.8  |          | 3.2  |           | 3.8  |          | 5.3  | ns    |
| t <sub>ENZL</sub>                      | Enable Pad Z to LOW                          |          | 2.8  |          | 3.1  |          | 3.5  |           | 4.2  |          | 5.8  | ns    |
| t <sub>ENHZ</sub>                      | Enable Pad HIGH to Z                         |          | 5.2  |          | 5.7  |          | 6.5  |           | 7.6  |          | 10.7 | ns    |
| t <sub>ENLZ</sub>                      | Enable Pad LOW to Z                          |          | 4.8  |          | 5.3  |          | 6.0  |           | 7.1  |          | 9.9  | ns    |
| t <sub>GLH</sub>                       | G-to-Pad HIGH                                |          | 4.9  |          | 5.4  |          | 6.2  |           | 7.2  |          | 10.1 | ns    |
| t <sub>GHL</sub>                       | G-to-Pad LOW                                 |          | 4.9  |          | 5.4  |          | 6.2  |           | 7.2  |          | 10.1 | ns    |
| t <sub>LSU</sub>                       | I/O Latch Set-Up                             | 0.5      |      | 0.5      |      | 0.6      |      | 0.7       |      | 1.0      |      | ns    |
| t <sub>LH</sub>                        | I/O Latch Hold                               | 0.0      |      | 0.0      |      | 0.0      |      | 0.0       |      | 0.0      |      | ns    |
| t <sub>LCO</sub>                       | I/O Latch Clock-to-Out (Pad-to-Pad) 32 I/O   |          | 5.5  |          | 6.1  |          | 6.9  |           | 8.1  |          | 11.3 | ns    |
| t <sub>ACO</sub>                       | Array Latch Clock-to-Out (Pad-to-Pad) 32 I/O |          | 10.6 |          | 11.8 |          | 13.4 |           | 15.7 |          | 22.0 | ns    |
| d <sub>TLH</sub>                       | Capacitive Loading, LOW to HIGH              |          | 0.04 |          | 0.04 |          | 0.04 |           | 0.05 |          | 0.07 | ns/pF |
| d <sub>THL</sub>                       | Capacitive Loading, HIGH to LOW              |          | 0.03 |          | 0.03 |          | 0.03 |           | 0.04 |          | 0.06 | ns/pF |

1. For dual-module macros, use t<sub>PD1</sub> + t<sub>RD1</sub> + t<sub>PDn</sub>, t<sub>CO</sub> + t<sub>RD1</sub> + t<sub>PDn</sub>, or t<sub>PD1</sub> + t<sub>RD1</sub> + t<sub>SUD</sub>, whichever is appropriate.
2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.
3. Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the Timer utility.
4. Set-up and hold timing parameters for the Input Buffer Latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the G input subtracts (adds) to the internal setup (hold) time.
5. Delays based on 35 pF loading

**Table 43 • A42MX24 Timing Characteristics (Nominal 3.3 V Operation) (Worst-Case Commercial Conditions, VCCA = 3.0 V, T<sub>J</sub> = 70°C)**

| Parameter / Description                            |                              | -3 Speed |      | -2 Speed |      | -1 Speed |      | Std Speed |      | -F Speed |      | Units |
|----------------------------------------------------|------------------------------|----------|------|----------|------|----------|------|-----------|------|----------|------|-------|
|                                                    |                              | Min.     | Max. | Min.     | Max. | Min.     | Max. | Min.      | Max. | Min.     | Max. |       |
| Logic Module Combinatorial Functions <sup>1</sup>  |                              |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>PD</sub>                                    | Internal Array Module Delay  |          | 2.0  |          | 1.8  |          | 2.1  |           | 2.5  |          | 3.4  | ns    |
| t <sub>PDD</sub>                                   | Internal Decode Module Delay |          | 1.1  |          | 2.2  |          | 2.5  |           | 3.0  |          | 4.2  | ns    |
| Logic Module Predicted Routing Delays <sup>2</sup> |                              |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>RD1</sub>                                   | FO = 1 Routing Delay         |          | 1.7  |          | 1.3  |          | 1.4  |           | 1.7  |          | 2.3  | ns    |
| t <sub>RD2</sub>                                   | FO = 2 Routing Delay         |          | 2.0  |          | 1.6  |          | 1.8  |           | 2.1  |          | 3.0  | ns    |
| t <sub>RD3</sub>                                   | FO = 3 Routing Delay         |          | 1.1  |          | 2.0  |          | 2.2  |           | 2.6  |          | 3.7  | ns    |
| t <sub>RD4</sub>                                   | FO = 4 Routing Delay         |          | 1.5  |          | 2.3  |          | 2.6  |           | 3.1  |          | 4.3  | ns    |
| t <sub>RD5</sub>                                   | FO = 8 Routing Delay         |          | 1.8  |          | 3.7  |          | 4.2  |           | 5.0  |          | 7.0  | ns    |

**Table 43 • A42MX24 Timing Characteristics (Nominal 3.3 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 3.0 V, T<sub>J</sub> = 70°C)**

| Parameter / Description                        |                                               | –3 Speed |      | –2 Speed |      | –1 Speed |      | Std Speed |      | –F Speed |      | Units |
|------------------------------------------------|-----------------------------------------------|----------|------|----------|------|----------|------|-----------|------|----------|------|-------|
|                                                |                                               | Min.     | Max. | Min.     | Max. | Min.     | Max. | Min.      | Max. | Min.     | Max. |       |
| Logic Module Sequential Timing <sup>3, 4</sup> |                                               |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>CO</sub>                                | Flip-Flop Clock-to-Output                     |          | 2.1  |          | 2.0  |          | 2.3  |           | 2.7  |          | 3.7  | ns    |
| t <sub>GO</sub>                                | Latch Gate-to-Output                          |          | 3.4  |          | 1.9  |          | 2.1  |           | 2.5  |          | 3.4  | ns    |
| t <sub>SUD</sub>                               | Flip-Flop (Latch) Set-Up Time                 | 0.4      |      | 0.5      |      | 0.6      |      | 0.7       |      | 0.9      |      | ns    |
| t <sub>HD</sub>                                | Flip-Flop (Latch) Hold Time                   | 0.0      |      | 0.0      |      | 0.0      |      | 0.0       |      | 0.0      |      | ns    |
| t <sub>RO</sub>                                | Flip-Flop (Latch) Reset-to-Output             |          | 2.0  |          | 2.2  |          | 2.5  |           | 2.9  |          | 4.1  | ns    |
| t <sub>SUENA</sub>                             | Flip-Flop (Latch) Enable Set-Up               | 0.6      |      | 0.6      |      | 0.7      |      | 0.8       |      | 1.2      |      | ns    |
| t <sub>HENA</sub>                              | Flip-Flop (Latch) Enable Hold                 | 0.0      |      | 0.0      |      | 0.0      |      | 0.0       |      | 0.0      |      | ns    |
| t <sub>WCLKA</sub>                             | Flip-Flop (Latch)<br>Clock Active Pulse Width | 4.6      |      | 5.2      |      | 5.8      |      | 6.9       |      | 9.6      |      | ns    |
| t <sub>WASYN</sub>                             | Flip-Flop (Latch)<br>Asynchronous Pulse Width | 6.1      |      | 6.8      |      | 7.7      |      | 9.0       |      | 12.6     |      | ns    |
| Input Module Propagation Delays                |                                               |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>INPY</sub>                              | Input Data Pad-to-Y                           |          | 1.4  |          | 1.6  |          | 1.8  |           | 2.2  |          | 3.0  | ns    |
| t <sub>INGO</sub>                              | Input Latch Gate-to-Output                    |          | 1.8  |          | 1.9  |          | 2.2  |           | 2.6  |          | 3.6  | ns    |
| t <sub>INH</sub>                               | Input Latch Hold                              | 0.0      |      | 0.0      |      | 0.0      |      | 0.0       |      | 0.0      |      | ns    |
| t <sub>INSU</sub>                              | Input Latch Set-Up                            | 0.7      |      | 0.7      |      | 0.8      |      | 1.0       |      | 1.4      |      | ns    |
| t <sub>ILA</sub>                               | Latch Active Pulse Width                      | 6.5      |      | 7.3      |      | 8.2      |      | 9.7       |      | 13.5     |      | ns    |

**Table 47 • PL44**

| <b>PL44</b>       |                         |                         |
|-------------------|-------------------------|-------------------------|
| <b>Pin Number</b> | <b>A40MX02 Function</b> | <b>A40MX04 Function</b> |
| 21                | GND                     | GND                     |
| 22                | I/O                     | I/O                     |
| 23                | I/O                     | I/O                     |
| 24                | I/O                     | I/O                     |
| 25                | VCC                     | VCC                     |
| 26                | I/O                     | I/O                     |
| 27                | I/O                     | I/O                     |
| 28                | I/O                     | I/O                     |
| 29                | I/O                     | I/O                     |
| 30                | I/O                     | I/O                     |
| 31                | I/O                     | I/O                     |
| 32                | GND                     | GND                     |
| 33                | CLK, I/O                | CLK, I/O                |
| 34                | MODE                    | MODE                    |
| 35                | VCC                     | VCC                     |
| 36                | SDI, I/O                | SDI, I/O                |
| 37                | DCLK, I/O               | DCLK, I/O               |
| 38                | PRA, I/O                | PRA, I/O                |
| 39                | PRB, I/O                | PRB, I/O                |
| 40                | I/O                     | I/O                     |
| 41                | I/O                     | I/O                     |
| 42                | I/O                     | I/O                     |
| 43                | GND                     | GND                     |
| 44                | I/O                     | I/O                     |

**Table 51 • PQ144**

| <b>PQ144</b>      |                         |
|-------------------|-------------------------|
| <b>Pin Number</b> | <b>A42MX09 Function</b> |
| 80                | GNDI                    |
| 81                | NC                      |
| 82                | I/O                     |
| 83                | I/O                     |
| 84                | I/O                     |
| 85                | I/O                     |
| 86                | I/O                     |
| 87                | I/O                     |
| 88                | VKS                     |
| 89                | VPP                     |
| 90                | VCC                     |
| 91                | VCCI                    |
| 92                | NC                      |
| 93                | VSV                     |
| 94                | I/O                     |
| 95                | I/O                     |
| 96                | I/O                     |
| 97                | I/O                     |
| 98                | I/O                     |
| 99                | I/O                     |
| 100               | GND                     |
| 101               | GNDI                    |
| 102               | NC                      |
| 103               | I/O                     |
| 104               | I/O                     |
| 105               | I/O                     |
| 106               | I/O                     |
| 107               | I/O                     |
| 108               | I/O                     |
| 109               | I/O                     |
| 110               | SDI                     |
| 111               | I/O                     |
| 112               | I/O                     |
| 113               | I/O                     |
| 114               | I/O                     |
| 115               | I/O                     |
| 116               | GNDQ                    |

**Table 54 • PQ240**

| <b>PQ240</b>      |                         |
|-------------------|-------------------------|
| <b>Pin Number</b> | <b>A42MX36 Function</b> |
| 126               | WD, I/O                 |
| 127               | I/O                     |
| 128               | VCCI                    |
| 129               | I/O                     |
| 130               | I/O                     |
| 131               | I/O                     |
| 132               | WD, I/O                 |
| 133               | WD, I/O                 |
| 134               | I/O                     |
| 135               | QCLKB, I/O              |
| 136               | I/O                     |
| 137               | I/O                     |
| 138               | I/O                     |
| 139               | I/O                     |
| 140               | I/O                     |
| 141               | I/O                     |
| 142               | WD, I/O                 |
| 143               | WD, I/O                 |
| 144               | I/O                     |
| 145               | I/O                     |
| 146               | I/O                     |
| 147               | I/O                     |
| 148               | I/O                     |
| 149               | I/O                     |
| 150               | VCCI                    |
| 151               | VCCA                    |
| 152               | GND                     |
| 153               | I/O                     |
| 154               | I/O                     |
| 155               | I/O                     |
| 156               | I/O                     |
| 157               | I/O                     |
| 158               | I/O                     |
| 159               | WD, I/O                 |
| 160               | WD, I/O                 |
| 161               | I/O                     |
| 162               | I/O                     |

**Table 55 • VQ80**

| <b>VQ80</b>       |                             |                             |
|-------------------|-----------------------------|-----------------------------|
| <b>Pin Number</b> | <b>A40MX02<br/>Function</b> | <b>A40MX04<br/>Function</b> |
| 13                | VCC                         | VCC                         |
| 14                | I/O                         | I/O                         |
| 15                | I/O                         | I/O                         |
| 16                | I/O                         | I/O                         |
| 17                | NC                          | I/O                         |
| 18                | NC                          | I/O                         |
| 19                | NC                          | I/O                         |
| 20                | VCC                         | VCC                         |
| 21                | I/O                         | I/O                         |
| 22                | I/O                         | I/O                         |
| 23                | I/O                         | I/O                         |
| 24                | I/O                         | I/O                         |
| 25                | I/O                         | I/O                         |
| 26                | I/O                         | I/O                         |
| 27                | GND                         | GND                         |
| 28                | I/O                         | I/O                         |
| 29                | I/O                         | I/O                         |
| 30                | I/O                         | I/O                         |
| 31                | I/O                         | I/O                         |
| 32                | I/O                         | I/O                         |
| 33                | VCC                         | VCC                         |
| 34                | I/O                         | I/O                         |
| 35                | I/O                         | I/O                         |
| 36                | I/O                         | I/O                         |
| 37                | I/O                         | I/O                         |
| 38                | I/O                         | I/O                         |
| 39                | I/O                         | I/O                         |
| 40                | I/O                         | I/O                         |
| 41                | NC                          | I/O                         |
| 42                | NC                          | I/O                         |
| 43                | NC                          | I/O                         |
| 44                | I/O                         | I/O                         |
| 45                | I/O                         | I/O                         |
| 46                | I/O                         | I/O                         |
| 47                | GND                         | GND                         |
| 48                | I/O                         | I/O                         |

**Table 60 • BG272**

| <b>BG272</b>      |                         |
|-------------------|-------------------------|
| <b>Pin Number</b> | <b>A42MX36 Function</b> |
| D20               | I/O                     |
| E1                | I/O                     |
| E2                | I/O                     |
| E3                | I/O                     |
| E4                | VCCA                    |
| E17               | VCCI                    |
| E18               | I/O                     |
| E19               | I/O                     |
| E20               | I/O                     |
| F1                | I/O                     |
| F2                | I/O                     |
| F3                | I/O                     |
| F4                | VCCI                    |
| F17               | I/O                     |
| F18               | I/O                     |
| F19               | I/O                     |
| F20               | I/O                     |
| G1                | I/O                     |
| G2                | I/O                     |
| G3                | I/O                     |
| G4                | VCCI                    |
| G17               | VCCI                    |
| G18               | I/O                     |
| G19               | I/O                     |
| G20               | I/O                     |
| H1                | I/O                     |
| H2                | I/O                     |
| H3                | I/O                     |
| H4                | VCCA                    |
| H17               | I/O                     |
| H18               | I/O                     |
| H19               | I/O                     |
| H20               | I/O                     |
| J1                | I/O                     |
| J2                | I/O                     |
| J3                | I/O                     |
| J4                | VCCI                    |

**Table 60 • BG272**

| <b>BG272</b>      |                         |
|-------------------|-------------------------|
| <b>Pin Number</b> | <b>A42MX36 Function</b> |
| V16               | I/O                     |
| V17               | I/O                     |
| V18               | SDO, TDO, I/O           |
| V19               | I/O                     |
| V20               | I/O                     |
| W1                | GND                     |
| W2                | GND                     |
| W3                | I/O                     |
| W4                | TMS, I/O                |
| W5                | I/O                     |
| W6                | I/O                     |
| W7                | I/O                     |
| W8                | WD, I/O                 |
| W9                | WD, I/O                 |
| W10               | I/O                     |
| W11               | I/O                     |
| W12               | I/O                     |
| W13               | WD, I/O                 |
| W14               | I/O                     |
| W15               | I/O                     |
| W16               | WD, I/O                 |
| W17               | I/O                     |
| W18               | WD, I/O                 |
| W19               | GND                     |
| W20               | GND                     |
| Y1                | GND                     |
| Y2                | GND                     |
| Y3                | I/O                     |
| Y4                | TDI, I/O                |
| Y5                | WD, I/O                 |
| Y6                | I/O                     |
| Y7                | QCLKA, I/O              |
| Y8                | I/O                     |
| Y9                | I/O                     |
| Y10               | I/O                     |
| Y11               | I/O                     |
| Y12               | I/O                     |

**Table 61 • PG132**

| <b>PG132</b>      |                         |
|-------------------|-------------------------|
| <b>Pin Number</b> | <b>A42MX09 Function</b> |
| G12               | VSV                     |
| F13               | I/O                     |
| F12               | I/O                     |
| F11               | I/O                     |
| F10               | I/O                     |
| E13               | I/O                     |
| D13               | I/O                     |
| D12               | I/O                     |
| C13               | I/O                     |
| B13               | I/O                     |
| D11               | I/O                     |
| C12               | I/O                     |
| A13               | I/O                     |
| C11               | I/O                     |
| B12               | SDI                     |
| B11               | I/O                     |
| C10               | I/O                     |
| A12               | I/O                     |
| A11               | I/O                     |
| B10               | I/O                     |
| D8                | I/O                     |
| A10               | I/O                     |
| C8                | I/O                     |
| A9                | I/O                     |
| B8                | PRBA                    |
| A8                | I/O                     |
| B7                | CLKA                    |
| A7                | I/O                     |
| B6                | CLKB                    |
| A6                | I/O                     |
| C6                | PRBB                    |
| A5                | I/O                     |
| D6                | I/O                     |
| A4                | I/O                     |
| B4                | I/O                     |
| A3                | I/O                     |
| C4                | I/O                     |

**Table 62 • CQ172**

|    |      |
|----|------|
| 60 | I/O  |
| 61 | I/O  |
| 62 | I/O  |
| 63 | I/O  |
| 64 | I/O  |
| 65 | GND  |
| 66 | VCC  |
| 67 | I/O  |
| 68 | I/O  |
| 69 | I/O  |
| 70 | I/O  |
| 71 | I/O  |
| 72 | I/O  |
| 73 | I/O  |
| 74 | I/O  |
| 75 | GND  |
| 76 | I/O  |
| 77 | I/O  |
| 78 | I/O  |
| 79 | I/O  |
| 80 | VCCI |
| 81 | I/O  |
| 82 | I/O  |
| 83 | I/O  |
| 84 | I/O  |
| 85 | SDO  |
| 86 | I/O  |
| 87 | I/O  |
| 88 | I/O  |
| 89 | I/O  |
| 90 | I/O  |
| 91 | I/O  |
| 92 | I/O  |
| 93 | I/O  |
| 94 | I/O  |
| 95 | I/O  |
| 96 | I/O  |
| 97 | I/O  |
| 98 | GND  |