



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### Understanding **Embedded - FPGAs (Field Programmable Gate Array)**

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

|                                |   |
|--------------------------------|---|
| Product Status                 | Obsolete  |
| Number of LABs/CLBs            | -   |
| Number of Logic Elements/Cells | -   |
| Total RAM Bits                 | -   |
| Number of I/O                  | 57  |
| Number of Gates                | 6000  |
| Voltage - Supply               | 3V ~ 3.6V, 4.75V ~ 5.25V  |
| Mounting Type                  | Surface Mount   |
| Operating Temperature          | 0°C ~ 70°C (TA)   |
| Package / Case                 | 68-LCC (J-Lead)   |
| Supplier Device Package        | 68-PLCC (24.23x24.23)   |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/microchip-technology/a40mx04-3pl68">https://www.e-xfl.com/product-detail/microchip-technology/a40mx04-3pl68</a> |

### 3.8.1 3.3 V LVTTTL Electrical Specifications

**Table 19 • 3.3V LVTTTL Electrical Specifications**

| Symbol   | Parameter   | Commercial |            | Commercial -F |            | Industrial |            | Military |            | Units |
|--|---|------------|------------|---------------|------------|------------|------------|----------|------------|-------|
|  |   | Min.       | Max.       | Min.          | Max.       | Min.       | Max.       | Min.     | Max.       |       |
| VOH <sup>1</sup>   | IOH = -4 mA   | 2.15       |            | 2.15          |            | 2.4        |            | 2.4      |            | V     |
| VOL <sup>1</sup>   | IOL = 6 mA  |            | 0.4        |               | 0.4        |            | 0.48       |          | 0.48       | V     |
| VIL  |   | -0.3       | 0.8        | -0.3          | 0.8        | -0.3       | 0.8        | -0.3     | 0.8        | V     |
| VIH (40MX)   |   | 2.0        | VCC + 0.3  | 2.0           | VCC + 0.3  | 2.0        | VCC + 0.3  | 2.0      | VCC + 0.3  | V     |
| VIH (42MX)   |   | 2.0        | VCCI + 0.3 | 2.0           | VCCI + 0.3 | 2.0        | VCCI + 0.3 | 2.0      | VCCI + 0.3 | V     |
| IIL  |   |            | -10        |               | -10        |            | -10        |          | -10        | μA    |
| IIH  |   |            | -10        |               | -10        |            | -10        |          | -10        | μA    |
| Input Transition Time, T <sub>R</sub> and T <sub>F</sub> |   |            | 500        |               | 500        |            | 500        |          | 500        | ns    |
| C <sub>IO</sub> I/O Capacitance                          |   |            | 10         |               | 10         |            | 10         |          | 10         | pF    |
| Standby Current, ICC <sup>2</sup>                        | A40MX02, A40MX04  |            | 3          |               | 25         |            | 10         |          | 25         | mA    |
|  | A42MX09   |            | 5          |               | 25         |            | 25         |          | 25         | mA    |
|  | A42MX16   |            | 6          |               | 25         |            | 25         |          | 25         | mA    |
|  | A42MX24, A42MX36  |            | 15         |               | 25         |            | 25         |          | 25         | mA    |
| Low-Power Mode Standby Current                           | 42MX devices only   |            | 0.5        |               | ICC - 5.0  |            | ICC - 5.0  |          | ICC - 5.0  | mA    |
| I/O, I/O source sink current                             | Can be derived from the <i>IBIS model</i> ( <a href="http://www.microsemi.com/soc/techdocs/models/ibis.html">http://www.microsemi.com/soc/techdocs/models/ibis.html</a> ) |            |            |               |            |            |            |          |            |       |

1. Only one output tested at a time. VCC/VCCI = min.
2. All outputs unloaded. All inputs = VCC/VCCI or GND.


### 3.9 Mixed 5.0 V / 3.3 V Operating Conditions (for 42MX Devices Only)

**Table 20 • Absolute Maximum Ratings\***

| Symbol           | Parameter                   | Limits             | Units |
|------------------|-----------------------------|--------------------|-------|
| VCCI             | DC Supply Voltage for I/Os  | -0.5 to +7.0       | V     |
| VCCA             | DC Supply Voltage for Array | -0.5 to +7.0       | V     |
| VI               | Input Voltage               | -0.5 to VCCA + 0.5 | V     |
| VO               | Output Voltage              | -0.5 to VCCI + 0.5 | V     |
| t <sub>STG</sub> | Storage Temperature         | -65 to +150        | °C    |

**Note:** \*Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. Exposure to absolute maximum rated conditions for extended periods may affect device


**Figure 19 • 42MX Timing Model (Logic Functions Using Quadrant Clocks)**



**Note:** 1. Load-dependent

**Note:** 2. Values are shown for A42MX36 –3 at 5.0 V worst-case commercial conditions


**Figure 27 • Output Buffer Latches**



### 3.10.4 Decode Module Timing

The following figure shows decode module timing.


**Figure 28 • Decode Module Timing**



### 3.10.5 SRAM Timing Characteristics

The following figure shows SRAM timing characteristics.

**Figure 29 • SRAM Timing Characteristics**



### 3.10.6 Dual-Port SRAM Timing Waveforms

The following figures show dual-port SRAM timing waveforms.

**Table 34 • A40MX02 Timing Characteristics (Nominal 5.0 V Operation) (continued)**  
(Worst-Case Commercial Conditions, VCC = 4.75 V, T<sub>J</sub> = 70°C)

| Parameter / Description                      | -3 Speed             |      | -2 Speed |      | -1 Speed |      | Std Speed |      | -F Speed |      | Units |
|--|----------------------|------|----------|------|----------|------|-----------|------|----------|------|-------|
|  | Min.                 | Max. | Min.     | Max. | Min.     | Max. | Min.      | Max. | Min.     | Max. |       |
| <b>TTL Output Module Timing<sup>4</sup></b>  |                      |      |          |      |          |      |           |      |          |      |       |
| t <sub>DLH</sub>                             | Data-to-Pad HIGH     | 3.3  |          | 3.8  |          | 4.3  |           | 5.1  |          | 7.2  | ns    |
| t <sub>DHL</sub>                             | Data-to-Pad LOW      | 4.0  |          | 4.6  |          | 5.2  |           | 6.1  |          | 8.6  | ns    |
| t <sub>ENZH</sub>                            | Enable Pad Z to HIGH | 3.7  |          | 4.3  |          | 4.9  |           | 5.8  |          | 8.0  | ns    |
| t <sub>ENZL</sub>                            | Enable Pad Z to LOW  | 4.7  |          | 5.4  |          | 6.1  |           | 7.2  |          | 10.1 | ns    |
| t <sub>ENHZ</sub>                            | Enable Pad HIGH to Z | 7.9  |          | 9.1  |          | 10.4 |           | 12.2 |          | 17.1 | ns    |
| t <sub>ENLZ</sub>                            | Enable Pad LOW to Z  | 5.9  |          | 6.8  |          | 7.7  |           | 9.0  |          | 12.6 | ns    |
| d <sub>TLH</sub>                             | Delta LOW to HIGH    | 0.02 |          | 0.02 |          | 0.03 |           | 0.03 |          | 0.04 | ns/pF |
| d <sub>THL</sub>                             | Delta HIGH to LOW    | 0.03 |          | 0.03 |          | 0.03 |           | 0.04 |          | 0.06 | ns/pF |
| <b>CMOS Output Module Timing<sup>4</sup></b> |                      |      |          |      |          |      |           |      |          |      |       |
| t <sub>DLH</sub>                             | Data-to-Pad HIGH     | 3.9  |          | 4.5  |          | 5.1  |           | 6.05 |          | 8.5  | ns    |
| t <sub>DHL</sub>                             | Data-to-Pad LOW      | 3.4  |          | 3.9  |          | 4.4  |           | 5.2  |          | 7.3  | ns    |
| t <sub>ENZH</sub>                            | Enable Pad Z to HIGH | 3.4  |          | 3.9  |          | 4.4  |           | 5.2  |          | 7.3  | ns    |
| t <sub>ENZL</sub>                            | Enable Pad Z to LOW  | 4.9  |          | 5.6  |          | 6.4  |           | 7.5  |          | 10.5 | ns    |
| t <sub>ENHZ</sub>                            | Enable Pad HIGH to Z | 7.9  |          | 9.1  |          | 10.4 |           | 12.2 |          | 17.0 | ns    |
| t <sub>ENLZ</sub>                            | Enable Pad LOW to Z  | 5.9  |          | 6.8  |          | 7.7  |           | 9.0  |          | 12.6 | ns    |
| d <sub>TLH</sub>                             | Delta LOW to HIGH    | 0.03 |          | 0.04 |          | 0.04 |           | 0.05 |          | 0.07 | ns/pF |
| d <sub>THL</sub>                             | Delta HIGH to LOW    | 0.02 |          | 0.02 |          | 0.03 |           | 0.03 |          | 0.04 | ns/pF |

1. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance
2. Set-up times assume fanout of 3. Further testing information can be obtained from the Timer utility
3. The hold time for the DFME1A macro may be greater than 0 ns. Use the Timer tool from the Designer software to check the hold time for this macro.
4. Delays based on 35pF loading

**Table 35 • A40MX02 Timing Characteristics (Nominal 3.3 V Operation)**  
(Worst-Case Commercial Conditions, VCC = 3.0 V, T<sub>J</sub> = 70°C)

| Parameter / Description                                  | -3 Speed                     |      | -2 Speed |      | -1 Speed |      | Std Speed |      | -F Speed |      | Units |
|--|------------------------------|------|----------|------|----------|------|-----------|------|----------|------|-------|
|  | Min.                         | Max. | Min.     | Max. | Min.     | Max. | Min.      | Max. | Min.     | Max. |       |
| <b>Logic Module Propagation Delays</b>                   |                              |      |          |      |          |      |           |      |          |      |       |
| t <sub>PD1</sub>   | Single Module                | 1.7  |          | 2.0  |          | 2.3  |           | 2.7  |          | 3.7  | ns    |
| t <sub>PD2</sub>   | Dual-Module Macros           | 3.7  |          | 4.3  |          | 4.9  |           | 5.7  |          | 8.0  | ns    |
| t <sub>CO</sub>  | Sequential Clock-to-Q        | 1.7  |          | 2.0  |          | 2.3  |           | 2.7  |          | 3.7  | ns    |
| t <sub>GO</sub>  | Latch G-to-Q                 | 1.7  |          | 2.0  |          | 2.3  |           | 2.7  |          | 3.7  | ns    |
| t <sub>RS</sub>  | Flip-Flop (Latch) Reset-to-Q | 1.7  |          | 2.0  |          | 2.3  |           | 2.7  |          | 3.7  | ns    |
| <b>Logic Module Predicted Routing Delays<sup>1</sup></b> |                              |      |          |      |          |      |           |      |          |      |       |

**Table 35 • A40MX02 Timing Characteristics (Nominal 3.3 V Operation) (continued)**  
(Worst-Case Commercial Conditions, VCC = 3.0 V, T<sub>J</sub> = 70°C)

| Parameter / Description                                  |   | -3 Speed |      | -2 Speed |      | -1 Speed |      | Std Speed |      | -F Speed |      | Units |
|--|---|----------|------|----------|------|----------|------|-----------|------|----------|------|-------|
|  |   | Min.     | Max. | Min.     | Max. | Min.     | Max. | Min.      | Max. | Min.     | Max. |       |
| t <sub>RD1</sub>   | FO = 1 Routing Delay                            |          | 2.0  | 2.2      | 2.5  | 3.0      | 4.2  | ns        |      |          |      |       |
| t <sub>RD2</sub>   | FO = 2 Routing Delay                            |          | 2.7  | 3.1      | 3.5  | 4.1      | 5.7  | ns        |      |          |      |       |
| t <sub>RD3</sub>   | FO = 3 Routing Delay                            |          | 3.4  | 3.9      | 4.4  | 5.2      | 7.3  | ns        |      |          |      |       |
| t <sub>RD4</sub>   | FO = 4 Routing Delay                            |          | 4.2  | 4.8      | 5.4  | 6.3      | 8.9  | ns        |      |          |      |       |
| t <sub>RD8</sub>   | FO = 8 Routing Delay                            |          | 7.1  | 8.2      | 9.2  | 10.9     | 15.2 | ns        |      |          |      |       |
| <b>Logic Module Sequential Timing<sup>2</sup></b>        |   |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>SUD</sub>   | Flip-Flop (Latch)<br>Data Input Set-Up          |          | 4.3  | 4.9      | 5.6  | 6.6      | 9.2  | ns        |      |          |      |       |
| t <sub>HD</sub> <sup>3</sup>                             | Flip-Flop (Latch)<br>Data Input Hold            |          | 0.0  | 0.0      | 0.0  | 0.0      | 0.0  | ns        |      |          |      |       |
| t <sub>SUENA</sub>                                       | Flip-Flop (Latch) Enable Set-Up                 |          | 4.3  | 4.9      | 5.6  | 6.6      | 9.2  | ns        |      |          |      |       |
| t <sub>HENA</sub>  | Flip-Flop (Latch) Enable Hold                   |          | 0.0  | 0.0      | 0.0  | 0.0      | 0.0  | ns        |      |          |      |       |
| t <sub>WCLKA</sub>                                       | Flip-Flop (Latch)<br>Clock Active Pulse Width   |          | 4.6  | 5.3      | 6.0  | 7.0      | 9.8  | ns        |      |          |      |       |
| t <sub>WASYN</sub>                                       | Flip-Flop (Latch)<br>Asynchronous Pulse Width   |          | 4.6  | 5.3      | 6.0  | 7.0      | 9.8  | ns        |      |          |      |       |
| t <sub>A</sub>   | Flip-Flop Clock Input Period                    |          | 6.8  | 7.8      | 8.9  | 10.4     | 14.6 | ns        |      |          |      |       |
| f <sub>MAX</sub>   | Flip-Flop (Latch) Clock<br>Frequency (FO = 128) |          | 109  | 101      | 92   | 80       | 48   | MHz       |      |          |      |       |
| <b>Input Module Propagation Delays</b>                   |   |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>INYH</sub>  | Pad-to-Y HIGH                                   |          | 1.0  | 1.1      | 1.3  | 1.5      | 2.1  | ns        |      |          |      |       |
| t <sub>INYL</sub>  | Pad-to-Y LOW                                    |          | 0.9  | 1.0      | 1.1  | 1.3      | 1.9  | ns        |      |          |      |       |
| <b>Input Module Predicted Routing Delays<sup>1</sup></b> |   |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>IRD1</sub>  | FO = 1 Routing Delay                            |          | 2.9  | 3.4      | 3.8  | 4.5      | 6.3  | ns        |      |          |      |       |
| t <sub>IRD2</sub>  | FO = 2 Routing Delay                            |          | 3.6  | 4.2      | 4.8  | 5.6      | 7.8  | ns        |      |          |      |       |
| t <sub>IRD3</sub>  | FO = 3 Routing Delay                            |          | 4.4  | 5.0      | 5.7  | 6.7      | 9.4  | ns        |      |          |      |       |
| t <sub>IRD4</sub>  | FO = 4 Routing Delay                            |          | 5.1  | 5.9      | 6.7  | 7.8      | 11.0 | ns        |      |          |      |       |
| t <sub>IRD8</sub>  | FO = 8 Routing Delay                            |          | 8.0  | 9.26     | 10.5 | 12.6     | 17.3 | ns        |      |          |      |       |
| <b>Global Clock Network</b>                              |   |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>CKH</sub>   | Input LOW to HIGH                               | FO = 16  | 6.4  | 7.4      | 8.3  | 9.8      | 13.7 | ns        |      |          |      |       |
|  |   | FO = 128 | 6.4  | 7.4      | 8.3  | 9.8      | 13.7 |           |      |          |      |       |
| t <sub>CKL</sub>   | Input HIGH to LOW                               | FO = 16  | 6.7  | 7.8      | 8.8  | 10.4     | 14.5 | ns        |      |          |      |       |
|  |   | FO = 128 | 6.7  | 7.8      | 8.8  | 10.4     | 14.5 |           |      |          |      |       |
| t <sub>PWH</sub>   | Minimum Pulse<br>Width HIGH                     | FO = 16  | 3.1  | 3.6      | 4.1  | 4.8      | 6.7  | ns        |      |          |      |       |
|  |   | FO = 128 | 3.3  | 3.8      | 4.3  | 5.1      | 7.1  |           |      |          |      |       |
| t <sub>PWL</sub>   | Minimum Pulse<br>Width LOW                      | FO = 16  | 3.1  | 3.6      | 4.1  | 4.8      | 6.7  | ns        |      |          |      |       |
|  |   | FO = 128 | 3.3  | 3.8      | 4.3  | 5.1      | 7.1  |           |      |          |      |       |
| t <sub>CKSW</sub>  | Maximum Skew                                    | FO = 16  | 0.6  | 0.6      | 0.7  | 0.8      | 1.2  | ns        |      |          |      |       |
|  |   | FO = 128 | 0.8  | 0.9      | 1.0  | 1.2      | 1.6  |           |      |          |      |       |

**Table 38 • A42MX09 Timing Characteristics (Nominal 5.0 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 4.75 V, T<sub>J</sub> = 70°C)**

| Parameter / Description                                  |                             | -3 Speed |      | -2 Speed |      | -1 Speed |      | Std Speed |      | -F Speed |      | Units |
|--|-----------------------------|----------|------|----------|------|----------|------|-----------|------|----------|------|-------|
|  |                             | Min.     | Max. | Min.     | Max. | Min.     | Max. | Min.      | Max. | Min.     | Max. |       |
| <b>Input Module Propagation Delays</b>                   |                             |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>INYH</sub>  | Pad-to-Y HIGH               |          | 1.0  |          | 1.2  |          | 1.3  |           | 1.6  |          | 2.2  | ns    |
| t <sub>INYL</sub>  | Pad-to-Y LOW                |          | 0.8  |          | 0.9  |          | 1.0  |           | 1.2  |          | 1.7  | ns    |
| t <sub>INGH</sub>  | G to Y HIGH                 |          | 1.3  |          | 1.4  |          | 1.6  |           | 1.9  |          | 2.7  | ns    |
| t <sub>INGL</sub>  | G to Y LOW                  |          | 1.3  |          | 1.4  |          | 1.6  |           | 1.9  |          | 2.7  | ns    |
| <b>Input Module Predicted Routing Delays<sup>2</sup></b> |                             |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>IRD1</sub>  | FO = 1 Routing Delay        |          | 2.0  |          | 2.2  |          | 2.5  |           | 3.0  |          | 4.2  | ns    |
| t <sub>IRD2</sub>  | FO = 2 Routing Delay        |          | 2.3  |          | 2.5  |          | 2.9  |           | 3.4  |          | 4.7  | ns    |
| t <sub>IRD3</sub>  | FO = 3 Routing Delay        |          | 2.5  |          | 2.8  |          | 3.2  |           | 3.7  |          | 5.2  | ns    |
| t <sub>IRD4</sub>  | FO = 4 Routing Delay        |          | 2.8  |          | 3.1  |          | 3.5  |           | 4.1  |          | 5.7  | ns    |
| t <sub>IRD8</sub>  | FO = 8 Routing Delay        |          | 3.7  |          | 4.1  |          | 4.7  |           | 5.5  |          | 7.7  | ns    |
| <b>Global Clock Network</b>                              |                             |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>CKH</sub>   | Input LOW to HIGH           | FO = 32  | 2.4  |          | 2.7  |          | 3.0  |           | 3.6  |          | 5.0  | ns    |
|  |                             | FO = 256 | 2.7  |          | 3.0  |          | 3.4  |           | 4.0  |          | 5.5  | ns    |
| t <sub>CKL</sub>   | Input HIGH to LOW           | FO = 32  | 3.5  |          | 3.9  |          | 4.4  |           | 5.2  |          | 7.3  | ns    |
|  |                             | FO = 256 | 3.9  |          | 4.3  |          | 4.9  |           | 5.7  |          | 8.0  | ns    |
| t <sub>PWH</sub>   | Minimum Pulse Width HIGH    | FO = 32  | 1.2  |          | 1.4  |          | 1.5  |           | 1.8  |          | 2.5  | ns    |
|  |                             | FO = 256 | 1.3  |          | 1.5  |          | 1.7  |           | 2.0  |          | 2.7  | ns    |
| t <sub>PWL</sub>   | Minimum Pulse Width LOW     | FO = 32  | 1.2  |          | 1.4  |          | 1.5  |           | 1.8  |          | 2.5  | ns    |
|  |                             | FO = 256 | 1.3  |          | 1.5  |          | 1.7  |           | 2.0  |          | 2.7  | ns    |
| t <sub>CKSW</sub>  | Maximum Skew                | FO = 32  | 0.3  |          | 0.3  |          | 0.4  |           | 0.5  |          | 0.6  | ns    |
|  |                             | FO = 256 | 0.3  |          | 0.3  |          | 0.4  |           | 0.5  |          | 0.6  | ns    |
| t <sub>SUEXT</sub>                                       | Input Latch External Set-Up | FO = 32  | 0.0  |          | 0.0  |          | 0.0  |           | 0.0  |          | 0.0  | ns    |
|  |                             | FO = 256 | 0.0  |          | 0.0  |          | 0.0  |           | 0.0  |          | 0.0  | ns    |
| t <sub>HEXT</sub>  | Input Latch External Hold   | FO = 32  | 2.3  |          | 2.6  |          | 3.0  |           | 3.5  |          | 4.9  | ns    |
|  |                             | FO = 256 | 2.2  |          | 2.4  |          | 3.3  |           | 3.9  |          | 5.5  | ns    |
| t <sub>P</sub>   | Minimum Period              | FO = 32  | 3.4  |          | 3.7  |          | 4.0  |           | 4.7  |          | 7.8  | ns    |
|  |                             | FO = 256 | 3.7  |          | 4.1  |          | 4.5  |           | 5.2  |          | 8.6  | ns    |
| f <sub>MAX</sub>   | Maximum Frequency           | FO = 32  | 296  |          | 269  |          | 247  |           | 215  |          | 129  | MHz   |
|  |                             | FO = 256 | 268  |          | 244  |          | 224  |           | 195  |          | 117  | MHz   |

**Table 41 • A42MX16 Timing Characteristics (Nominal 3.3 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 3.0 V, T<sub>J</sub> = 70°C)**

| Parameter / Description                                  |   | -3 Speed |      | -2 Speed |      | -1 Speed |      | Std Speed |      | -F Speed |      | Units |
|--|---|----------|------|----------|------|----------|------|-----------|------|----------|------|-------|
|  |   | Min.     | Max. | Min.     | Max. | Min.     | Max. | Min.      | Max. | Min.     | Max. |       |
| <b>Logic Module Sequential Timing<sup>3, 4</sup></b>     |   |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>SUD</sub>   | Flip-Flop (Latch)<br>Data Input Set-Up        | 0.5      | 0.5  | 0.6      | 0.7  | 0.9      |      |           |      |          |      | ns    |
| t <sub>HD</sub>  | Flip-Flop (Latch) Data Input Hold             | 0.0      | 0.0  | 0.0      | 0.0  | 0.0      |      |           |      |          |      | ns    |
| t <sub>SUENA</sub>                                       | Flip-Flop (Latch) Enable Set-Up               | 1.0      | 1.1  | 1.2      | 1.4  | 2.0      |      |           |      |          |      | ns    |
| t <sub>HENA</sub>  | Flip-Flop (Latch) Enable Hold                 | 0.0      | 0.0  | 0.0      | 0.0  | 0.0      |      |           |      |          |      | ns    |
| t <sub>WCLKA</sub>                                       | Flip-Flop (Latch)<br>Clock Active Pulse Width | 4.8      | 5.3  | 6.0      | 7.1  | 9.9      |      |           |      |          |      | ns    |
| t <sub>WASYN</sub>                                       | Flip-Flop (Latch)<br>Asynchronous Pulse Width | 6.2      | 6.9  | 7.9      | 9.2  | 12.9     |      |           |      |          |      | ns    |
| t <sub>A</sub>   | Flip-Flop Clock Input Period                  | 9.5      | 10.6 | 12.0     | 14.1 | 19.8     |      |           |      |          |      | ns    |
| t <sub>INH</sub>   | Input Buffer Latch Hold                       | 0.0      | 0.0  | 0.0      | 0.0  | 0.0      |      |           |      |          |      | ns    |
| t <sub>INSU</sub>  | Input Buffer Latch Set-Up                     | 0.7      | 0.8  | 0.9      | 1.01 | 1.4      |      |           |      |          |      | ns    |
| t <sub>OUTH</sub>  | Output Buffer Latch Hold                      | 0.0      | 0.0  | 0.0      | 0.0  | 0.0      |      |           |      |          |      | ns    |
| t <sub>OUTSU</sub>                                       | Output Buffer Latch Set-Up                    | 0.7      | 0.8  | 0.89     | 1.01 | 1.4      |      |           |      |          |      | ns    |
| f <sub>MAX</sub>   | Flip-Flop (Latch) Clock<br>Frequency          |          | 129  | 117      | 108  | 94       |      |           |      |          | 56   | MHz   |
| <b>Input Module Propagation Delays</b>                   |   |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>INYH</sub>  | Pad-to-Y HIGH                                 |          | 1.5  | 1.6      | 1.9  | 2.2      |      |           |      |          | 3.1  | ns    |
| t <sub>INYL</sub>  | Pad-to-Y LOW                                  |          | 1.1  | 1.3      | 1.4  | 1.7      |      |           |      |          | 2.4  | ns    |
| t <sub>INGH</sub>  | G to Y HIGH                                   |          | 2.0  | 2.2      | 2.5  | 2.9      |      |           |      |          | 4.1  | ns    |
| t <sub>INGL</sub>  | G to Y LOW                                    |          | 2.0  | 2.2      | 2.5  | 2.9      |      |           |      |          | 4.1  | ns    |
| <b>Input Module Predicted Routing Delays<sup>2</sup></b> |   |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>IRD1</sub>  | FO = 1 Routing<br>Delay                       |          | 2.6  | 2.9      | 3.2  | 3.8      |      |           |      |          | 5.3  | ns    |
| t <sub>IRD2</sub>  | FO = 2 Routing<br>Delay                       |          | 2.9  | 3.2      | 3.7  | 4.3      |      |           |      |          | 6.1  | ns    |
| t <sub>IRD3</sub>  | FO = 3 Routing<br>Delay                       |          | 3.3  | 3.6      | 4.1  | 4.9      |      |           |      |          | 6.8  | ns    |
| t <sub>IRD4</sub>  | FO = 4 Routing<br>Delay                       |          | 3.6  | 4.0      | 4.6  | 5.4      |      |           |      |          | 7.6  | ns    |
| t <sub>IRD8</sub>  | FO = 8 Routing<br>Delay                       |          | 5.1  | 5.6      | 6.4  | 7.5      |      |           |      |          | 10.5 | ns    |
| <b>Global Clock Network</b>                              |   |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>CKH</sub>   | Input LOW to HIGH                             | FO = 32  | 4.4  | 4.8      | 5.5  | 6.5      | 9.0  | ns        |      |          |      |       |
|  |   | FO = 384 | 4.8  | 5.3      | 6.0  | 7.1      | 9.9  | ns        |      |          |      |       |
| t <sub>CKL</sub>   | Input HIGH to LOW                             | FO = 32  | 5.3  | 5.9      | 6.7  | 7.8      | 11.0 | ns        |      |          |      |       |
|  |   | FO = 384 | 6.2  | 6.9      | 7.9  | 9.2      | 12.9 | ns        |      |          |      |       |
| t <sub>PWH</sub>   | Minimum Pulse<br>Width HIGH                   | FO = 32  | 5.7  | 6.3      | 7.1  | 8.4      | 11.8 | ns        |      |          |      |       |
|  |   | FO = 384 | 6.6  | 7.4      | 8.3  | 9.8      | 13.7 | ns        |      |          |      |       |

**Table 41 • A42MX16 Timing Characteristics (Nominal 3.3 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 3.0 V, T<sub>J</sub> = 70°C)**

| Parameter / Description   | -3 Speed |      | -2 Speed |      | -1 Speed |      | Std Speed |      | -F Speed |      | Units |
|---|----------|------|----------|------|----------|------|-----------|------|----------|------|-------|
|   | Min.     | Max. | Min.     | Max. | Min.     | Max. | Min.      | Max. | Min.     | Max. |       |
| t <sub>ACO</sub> Array Clock-to-Out (Pad-to-Pad),64 Clock Loading |          | 11.3 |          | 12.5 |          | 14.2 |           | 16.7 |          | 23.3 | ns    |
| d <sub>TLH</sub> Capacitive Loading, LOW to HIGH                  |          | 0.04 |          | 0.04 |          | 0.05 |           | 0.06 |          | 0.08 | ns/pF |
| d <sub>THL</sub> Capacitive Loading, HIGH to LOW                  |          | 0.05 |          | 0.05 |          | 0.06 |           | 0.07 |          | 0.10 | ns/pF |

1. For dual-module macros use tPD1 + tRD1 + taped, to + tRD1 + taped, or tPD1 + tRD1 + tusk, whichever is appropriate.
2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.
3. Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the Timer utility.
4. Set-up and hold timing parameters for the input buffer latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the G input subtracts (adds) to the internal setup (hold) time.
5. Delays based on 35 pF loading.

**Table 42 • A42MX24 Timing Characteristics (Nominal 5.0 V Operation) (Worst-Case Commercial Conditions, VCCA = 4.75 V, T<sub>J</sub> = 70°C)**

| Parameter / Description                                       | -3 Speed |      | -2 Speed |      | -1 Speed |      | Std Speed |      | -F Speed |      | Units |
|---|----------|------|----------|------|----------|------|-----------|------|----------|------|-------|
|   | Min.     | Max. | Min.     | Max. | Min.     | Max. | Min.      | Max. | Min.     | Max. |       |
| <b>Logic Module Combinatorial Functions<sup>1</sup></b>       |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>PD</sub> Internal Array Module Delay                   |          | 1.2  |          | 1.3  |          | 1.5  |           | 1.8  |          | 2.5  | ns    |
| t <sub>PDD</sub> Internal Decode Module Delay                 |          | 1.4  |          | 1.6  |          | 1.8  |           | 2.1  |          | 3.0  | ns    |
| <b>Logic Module Predicted Routing Delays<sup>2</sup></b>      |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>RD1</sub> FO = 1 Routing Delay                         |          | 0.8  |          | 0.9  |          | 1.0  |           | 1.2  |          | 1.7  | ns    |
| t <sub>RD2</sub> FO = 2 Routing Delay                         |          | 1.0  |          | 1.2  |          | 1.3  |           | 1.5  |          | 2.1  | ns    |
| t <sub>RD3</sub> FO = 3 Routing Delay                         |          | 1.3  |          | 1.4  |          | 1.6  |           | 1.9  |          | 2.6  | ns    |
| t <sub>RD4</sub> FO = 4 Routing Delay                         |          | 1.5  |          | 1.7  |          | 1.9  |           | 2.2  |          | 3.1  | ns    |
| t <sub>RD5</sub> FO = 8 Routing Delay                         |          | 2.4  |          | 2.7  |          | 3.0  |           | 3.6  |          | 5.0  | ns    |
| <b>Logic Module Sequential Timing<sup>3, 4</sup></b>          |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>CO</sub> Flip-Flop Clock-to-Output                     |          | 1.3  |          | 1.4  |          | 1.6  |           | 1.9  |          | 2.7  | ns    |
| t <sub>GO</sub> Latch Gate-to-Output                          |          | 1.2  |          | 1.3  |          | 1.5  |           | 1.8  |          | 2.5  | ns    |
| t <sub>SUD</sub> Flip-Flop (Latch) Set-Up Time                |          | 0.3  |          | 0.4  |          | 0.4  |           | 0.5  |          | 0.7  | ns    |
| t <sub>HD</sub> Flip-Flop (Latch) Hold Time                   |          | 0.0  |          | 0.0  |          | 0.0  |           | 0.0  |          | 0.0  | ns    |
| t <sub>RO</sub> Flip-Flop (Latch) Reset-to-Output             |          | 1.4  |          | 1.6  |          | 1.8  |           | 2.1  |          | 2.9  | ns    |
| t <sub>SUENA</sub> Flip-Flop (Latch) Enable Set-Up            |          | 0.4  |          | 0.5  |          | 0.5  |           | 0.6  |          | 0.8  | ns    |
| t <sub>HENA</sub> Flip-Flop (Latch) Enable Hold               |          | 0.0  |          | 0.0  |          | 0.0  |           | 0.0  |          | 0.0  | ns    |
| t <sub>WCLKA</sub> Flip-Flop (Latch) Clock Active Pulse Width |          | 3.3  |          | 3.7  |          | 4.2  |           | 4.9  |          | 6.9  | ns    |
| t <sub>WASYN</sub> Flip-Flop (Latch) Asynchronous Pulse Width |          | 4.4  |          | 4.8  |          | 5.3  |           | 6.5  |          | 9.0  | ns    |

**Table 42 • A42MX24 Timing Characteristics (Nominal 5.0 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 4.75 V, T<sub>J</sub> = 70°C)**

| Parameter / Description                |                            | -3 Speed |      | -2 Speed |      | -1 Speed |      | Std Speed |      | -F Speed |      | Units |
|--|----------------------------|----------|------|----------|------|----------|------|-----------|------|----------|------|-------|
|  |                            | Min.     | Max. | Min.     | Max. | Min.     | Max. | Min.      | Max. | Min.     | Max. |       |
| <b>Input Module Propagation Delays</b> |                            |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>INPY</sub>                      | Input Data Pad-to-Y        |          | 1.0  |          | 1.1  |          | 1.3  |           | 1.5  |          | 2.1  | ns    |
| t <sub>INGO</sub>                      | Input Latch Gate-to-Output |          | 1.3  |          | 1.4  |          | 1.6  |           | 1.9  |          | 2.6  | ns    |
| t <sub>INH</sub>                       | Input Latch Hold           | 0.0      |      | 0.0      |      | 0.0      |      | 0.0       |      | 0.0      |      | ns    |
| t <sub>INSU</sub>                      | Input Latch Set-Up         | 0.5      |      | 0.5      |      | 0.6      |      | 0.7       |      | 1.0      |      | ns    |
| t <sub>ILA</sub>                       | Latch Active Pulse Width   | 4.7      |      | 5.2      |      | 5.9      |      | 6.9       |      | 9.7      |      | ns    |

**Table 44 • A42MX36 Timing Characteristics (Nominal 5.0 V Operation)(Worst-Case Commercial Conditions, VCCA = 4.75 V, T<sub>J</sub> = 70°C)**

| Parameter / Description                     |                                      |          | -3 Speed |      | -2 Speed |      | -1 Speed |      | Std Speed |      | -F Speed |      | Units |
|---|--------------------------------------|----------|----------|------|----------|------|----------|------|-----------|------|----------|------|-------|
|   |                                      |          | Min.     | Max. | Min.     | Max. | Min.     | Max. | Min.      | Max. | Min.     | Max. |       |
| t <sub>SUEXT</sub>                          | Input Latch External Set-Up          | FO = 32  | 0.0      | 0.0  | 0.0      | 0.0  | 0.0      | 0.0  | 0.0       | 0.0  | 0.0      | ns   |       |
|   |                                      | FO = 635 | 0.0      | 0.0  | 0.0      | 0.0  | 0.0      | 0.0  | 0.0       | 0.0  | 0.0      | ns   |       |
| t <sub>HEXT</sub>                           | Input Latch External Hold            | FO = 32  | 2.8      | 3.2  | 3.6      | 4.2  | 4.2      | 4.9  | 5.9       | 6.9  | ns       | ns   |       |
|   |                                      | FO = 635 | 3.3      | 3.7  | 4.2      | 4.9  | 5.9      | 6.9  | ns        | ns   |          |      |       |
| t <sub>P</sub>                              | Minimum Period (1/f <sub>MAX</sub> ) | FO = 32  | 5.5      | 6.1  | 6.6      | 7.6  | 12.7     | ns   | ns        |      |          |      |       |
|   |                                      | FO = 635 | 6.0      | 6.6  | 7.2      | 8.3  | 13.8     | ns   | ns        |      |          |      |       |
| f <sub>MAX</sub>                            | Maximum Datapath Frequency           | FO = 32  | 180      | 164  | 151      | 131  | 79       | MHz  |           |      |          |      |       |
|   |                                      | FO = 635 | 166      | 151  | 139      | 121  | 73       | MHz  |           |      |          |      |       |
| <b>TTL Output Module Timing<sup>5</sup></b> |                                      |          |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>DLH</sub>                            | Data-to-Pad HIGH                     |          | 2.6      | 2.8  | 3.2      | 3.8  | 5.3      | ns   |           |      |          |      |       |
| t <sub>DHL</sub>                            | Data-to-Pad LOW                      |          | 3.0      | 3.3  | 3.7      | 4.4  | 6.2      | ns   |           |      |          |      |       |
| t <sub>ENZH</sub>                           | Enable Pad Z to HIGH                 |          | 2.7      | 3.0  | 3.3      | 3.9  | 5.5      | ns   |           |      |          |      |       |
| t <sub>ENZL</sub>                           | Enable Pad Z to LOW                  |          | 3.0      | 3.3  | 3.7      | 4.3  | 6.1      | ns   |           |      |          |      |       |
| t <sub>ENHZ</sub>                           | Enable Pad HIGH to Z                 |          | 5.3      | 5.8  | 6.6      | 7.8  | 10.9     | ns   |           |      |          |      |       |

**Table 45 • A42MX36 Timing Characteristics (Nominal 3.3 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 3.0 V, T<sub>J</sub> = 70°C)**

| Parameter / Description                                       | -3 Speed |      | -2 Speed |      | -1 Speed |      | Std Speed |      | -F Speed |      | Units |
|---|----------|------|----------|------|----------|------|-----------|------|----------|------|-------|
|   | Min.     | Max. | Min.     | Max. | Min.     | Max. | Min.      | Max. | Min.     | Max. |       |
| t <sub>ACO</sub> Array Latch Clock-to-Out (Pad-to-Pad) 32 I/O |          | 10.9 |          | 12.1 |          | 13.7 |           | 16.1 |          | 22.5 | ns    |
| d <sub>TLH</sub> Capacitive Loading, LOW to HIGH              |          | 0.10 |          | 0.11 |          | 0.12 |           | 0.14 |          | 0.20 | ns/pF |
| d <sub>THL</sub> Capacitive Loading, HIGH to LOW              |          | 0.10 |          | 0.11 |          | 0.12 |           | 0.14 |          | 0.20 | ns/pF |
| <b>CMOS Output Module Timing<sup>5</sup></b>                  |          |      |          |      |          |      |           |      |          |      |       |
| t <sub>DLH</sub> Data-to-Pad HIGH                             |          | 4.9  |          | 5.5  |          | 6.2  |           | 7.3  |          | 10.3 | ns    |
| t <sub>DHL</sub> Data-to-Pad LOW                              |          | 3.4  |          | 3.8  |          | 4.3  |           | 5.1  |          | 7.1  | ns    |
| t <sub>ENZH</sub> Enable Pad Z to HIGH                        |          | 3.7  |          | 4.1  |          | 4.7  |           | 5.5  |          | 7.7  | ns    |
| t <sub>ENZL</sub> Enable Pad Z to LOW                         |          | 4.1  |          | 4.6  |          | 5.2  |           | 6.1  |          | 8.5  | ns    |
| t <sub>ENHZ</sub> Enable Pad HIGH to Z                        |          | 7.4  |          | 8.2  |          | 9.3  |           | 10.9 |          | 15.3 | ns    |
| t <sub>ENLZ</sub> Enable Pad LOW to Z                         |          | 6.9  |          | 7.6  |          | 8.7  |           | 10.2 |          | 14.3 | ns    |
| t <sub>GLH</sub> G-to-Pad HIGH                                |          | 7.0  |          | 7.8  |          | 8.9  |           | 10.4 |          | 14.6 | ns    |
| t <sub>GHL</sub> G-to-Pad LOW                                 |          | 7.0  |          | 7.8  |          | 8.9  |           | 10.4 |          | 14.6 | ns    |
| t <sub>LSU</sub> I/O Latch Set-Up                             | 0.7      |      | 0.7      |      | 0.8      |      | 1.0       |      | 1.4      |      | ns    |
| t <sub>LH</sub> I/O Latch Hold                                | 0.0      |      | 0.0      |      | 0.0      |      | 0.0       |      | 0.0      |      | ns    |
| t <sub>LCO</sub> I/O Latch Clock-to-Out (Pad-to-Pad) 32 I/O   |          | 7.9  |          | 8.8  |          | 10.0 |           | 11.8 |          | 16.5 | ns    |

1. For dual-module macros, use t<sub>PD1</sub> + t<sub>RD1</sub> + t<sub>PDn</sub>, t<sub>CO</sub> + t<sub>RD1</sub> + t<sub>PDn</sub>, or t<sub>PD1</sub> + t<sub>RD1</sub> + t<sub>SUD</sub>, whichever is appropriate.
2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.
3. Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the Timer utility.
4. *Set-up and hold timing parameters for the Input Buffer Latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the G input subtracts (adds) to the internal setup (hold) time.*
5. Delays based on 35 pF loading.

## 3.12 Pin Descriptions

This section lists the pin descriptions for 40MX and 42MX series FPGAs.

### CLK/A/B, I/O Global Clock

Clock inputs for clock distribution networks. CLK is for 40MX while CLKA and CLKB are for 42MX devices. The clock input is buffered prior to clocking the logic modules. This pin can also be used as an I/O.

### DCLK, I/O Diagnostic Clock


Clock input for diagnostic probe and device programming. DCLK is active when the MODE pin is HIGH. This pin functions as an I/O when the MODE pin is LOW.

### GND, Ground

Input LOW supply voltage.

### I/O, Input/Output

**Figure 39 • PL68**




**Table 48 • PL68**

| PL68       |                  |                  |
|------------|------------------|------------------|
| Pin Number | A40MX02 Function | A40MX04 Function |
| 1          | I/O              | I/O              |
| 2          | I/O              | I/O              |
| 3          | I/O              | I/O              |
| 4          | VCC              | VCC              |
| 5          | I/O              | I/O              |
| 6          | I/O              | I/O              |
| 7          | I/O              | I/O              |
| 8          | I/O              | I/O              |
| 9          | I/O              | I/O              |
| 10         | I/O              | I/O              |
| 11         | I/O              | I/O              |
| 12         | I/O              | I/O              |
| 13         | I/O              | I/O              |
| 14         | GND              | GND              |
| 15         | GND              | GND              |
| 16         | I/O              | I/O              |
| 17         | I/O              | I/O              |
| 18         | I/O              | I/O              |
| 19         | I/O              | I/O              |
| 20         | I/O              | I/O              |
| 21         | VCC              | VCC              |
| 22         | I/O              | I/O              |
| 23         | I/O              | I/O              |

**Table 49 • PL84**

| <b>PL84</b>       |                         |                         |                         |                         |
|-------------------|-------------------------|-------------------------|-------------------------|-------------------------|
| <b>Pin Number</b> | <b>A40MX04 Function</b> | <b>A42MX09 Function</b> | <b>A42MX16 Function</b> | <b>A42MX24 Function</b> |
| 84                | I/O                     | VCCA                    | VCCA                    | VCCA                    |

**Figure 41 • PQ100**



**Table 50 • PQ 100**

| <b>PQ100</b>      |                         |                         |                         |                         |
|-------------------|-------------------------|-------------------------|-------------------------|-------------------------|
| <b>Pin Number</b> | <b>A40MX02 Function</b> | <b>A40MX04 Function</b> | <b>A42MX09 Function</b> | <b>A42MX16 Function</b> |
| 1                 | NC                      | NC                      | I/O                     | I/O                     |
| 2                 | NC                      | NC                      | DCLK, I/O               | DCLK, I/O               |
| 3                 | NC                      | NC                      | I/O                     | I/O                     |
| 4                 | NC                      | NC                      | MODE                    | MODE                    |
| 5                 | NC                      | NC                      | I/O                     | I/O                     |
| 6                 | PRB, I/O                | PRB, I/O                | I/O                     | I/O                     |
| 7                 | I/O                     | I/O                     | I/O                     | I/O                     |
| 8                 | I/O                     | I/O                     | I/O                     | I/O                     |
| 9                 | I/O                     | I/O                     | GND                     | GND                     |
| 10                | I/O                     | I/O                     | I/O                     | I/O                     |
| 11                | I/O                     | I/O                     | I/O                     | I/O                     |
| 12                | I/O                     | I/O                     | I/O                     | I/O                     |
| 13                | GND                     | GND                     | I/O                     | I/O                     |
| 14                | I/O                     | I/O                     | I/O                     | I/O                     |
| 15                | I/O                     | I/O                     | I/O                     | I/O                     |
| 16                | I/O                     | I/O                     | VCCA                    | VCCA                    |
| 17                | I/O                     | I/O                     | VCCI                    | VCCA                    |
| 18                | I/O                     | I/O                     | I/O                     | I/O                     |

**Table 50 • PQ 100**

| <b>PQ100</b>      |                         |                         |                         |                         |
|-------------------|-------------------------|-------------------------|-------------------------|-------------------------|
| <b>Pin Number</b> | <b>A40MX02 Function</b> | <b>A40MX04 Function</b> | <b>A42MX09 Function</b> | <b>A42MX16 Function</b> |
| 56                | VCC                     | VCC                     | I/O                     | I/O                     |
| 57                | I/O                     | I/O                     | GND                     | GND                     |
| 58                | I/O                     | I/O                     | I/O                     | I/O                     |
| 59                | I/O                     | I/O                     | I/O                     | I/O                     |
| 60                | I/O                     | I/O                     | I/O                     | I/O                     |
| 61                | I/O                     | I/O                     | I/O                     | I/O                     |
| 62                | I/O                     | I/O                     | I/O                     | I/O                     |
| 63                | GND                     | GND                     | I/O                     | I/O                     |
| 64                | I/O                     | I/O                     | LP                      | LP                      |
| 65                | I/O                     | I/O                     | VCCA                    | VCCA                    |
| 66                | I/O                     | I/O                     | VCCI                    | VCCI                    |
| 67                | I/O                     | I/O                     | VCCA                    | VCCA                    |
| 68                | I/O                     | I/O                     | I/O                     | I/O                     |
| 69                | VCC                     | VCC                     | I/O                     | I/O                     |
| 70                | I/O                     | I/O                     | I/O                     | I/O                     |
| 71                | I/O                     | I/O                     | I/O                     | I/O                     |
| 72                | I/O                     | I/O                     | GND                     | GND                     |
| 73                | I/O                     | I/O                     | I/O                     | I/O                     |
| 74                | I/O                     | I/O                     | I/O                     | I/O                     |
| 75                | I/O                     | I/O                     | I/O                     | I/O                     |
| 76                | I/O                     | I/O                     | I/O                     | I/O                     |
| 77                | NC                      | NC                      | I/O                     | I/O                     |
| 78                | NC                      | NC                      | I/O                     | I/O                     |
| 79                | NC                      | NC                      | SDI, I/O                | SDI, I/O                |
| 80                | NC                      | I/O                     | I/O                     | I/O                     |
| 81                | NC                      | I/O                     | I/O                     | I/O                     |
| 82                | NC                      | I/O                     | I/O                     | I/O                     |
| 83                | I/O                     | I/O                     | I/O                     | I/O                     |
| 84                | I/O                     | I/O                     | GND                     | GND                     |
| 85                | I/O                     | I/O                     | I/O                     | I/O                     |
| 86                | GND                     | GND                     | I/O                     | I/O                     |
| 87                | GND                     | GND                     | PRA, I/O                | PRA, I/O                |
| 88                | I/O                     | I/O                     | I/O                     | I/O                     |
| 89                | I/O                     | I/O                     | CLKA, I/O               | CLKA, I/O               |
| 90                | CLK, I/O                | CLK, I/O                | VCCA                    | VCCA                    |
| 91                | I/O                     | I/O                     | I/O                     | I/O                     |
| 92                | MODE                    | MODE                    | CLKB, I/O               | CLKB, I/O               |

**Table 54 • PQ240**

| <b>PQ240</b>      |                         |
|-------------------|-------------------------|
| <b>Pin Number</b> | <b>A42MX36 Function</b> |
| 52                | VCCI                    |
| 53                | I/O                     |
| 54                | WD, I/O                 |
| 55                | WD, I/O                 |
| 56                | I/O                     |
| 57                | SDI, I/O                |
| 58                | I/O                     |
| 59                | VCCA                    |
| 60                | GND                     |
| 61                | GND                     |
| 62                | I/O                     |
| 63                | I/O                     |
| 64                | I/O                     |
| 65                | I/O                     |
| 66                | I/O                     |
| 67                | I/O                     |
| 68                | I/O                     |
| 69                | I/O                     |
| 70                | I/O                     |
| 71                | VCCI                    |
| 72                | I/O                     |
| 73                | I/O                     |
| 74                | I/O                     |
| 75                | I/O                     |
| 76                | I/O                     |
| 77                | I/O                     |
| 78                | I/O                     |
| 79                | I/O                     |
| 80                | I/O                     |
| 81                | I/O                     |
| 82                | I/O                     |
| 83                | I/O                     |
| 84                | I/O                     |
| 85                | VCCA                    |
| 86                | I/O                     |
| 87                | I/O                     |
| 88                | VCCA                    |

**Table 54 • PQ240**

| <b>PQ240</b>      |                         |
|-------------------|-------------------------|
| <b>Pin Number</b> | <b>A42MX36 Function</b> |
| 200               | I/O                     |
| 201               | I/O                     |
| 202               | I/O                     |
| 203               | I/O                     |
| 204               | I/O                     |
| 205               | I/O                     |
| 206               | VCCA                    |
| 207               | I/O                     |
| 208               | I/O                     |
| 209               | VCCA                    |
| 210               | VCCI                    |
| 211               | I/O                     |
| 212               | I/O                     |
| 213               | I/O                     |
| 214               | I/O                     |
| 215               | I/O                     |
| 216               | I/O                     |
| 217               | I/O                     |
| 218               | I/O                     |
| 219               | VCCA                    |
| 220               | I/O                     |
| 221               | I/O                     |
| 222               | I/O                     |
| 223               | I/O                     |
| 224               | I/O                     |
| 225               | I/O                     |
| 226               | I/O                     |
| 227               | VCCI                    |
| 228               | I/O                     |
| 229               | I/O                     |
| 230               | I/O                     |
| 231               | I/O                     |
| 232               | I/O                     |
| 233               | I/O                     |
| 234               | I/O                     |
| 235               | I/O                     |
| 236               | I/O                     |

**Table 56 • VQ100**

| <b>VQ100</b>      |                             |                             |
|-------------------|-----------------------------|-----------------------------|
| <b>Pin Number</b> | <b>A42MX09<br/>Function</b> | <b>A42MX16<br/>Function</b> |
| 21                | I/O                         | I/O                         |
| 22                | I/O                         | I/O                         |
| 23                | I/O                         | I/O                         |
| 24                | I/O                         | I/O                         |
| 25                | I/O                         | I/O                         |
| 26                | I/O                         | I/O                         |
| 27                | I/O                         | I/O                         |
| 28                | I/O                         | I/O                         |
| 29                | I/O                         | I/O                         |
| 30                | I/O                         | I/O                         |
| 31                | I/O                         | I/O                         |
| 32                | GND                         | GND                         |
| 33                | I/O                         | I/O                         |
| 34                | I/O                         | I/O                         |
| 35                | I/O                         | I/O                         |
| 36                | I/O                         | I/O                         |
| 37                | I/O                         | I/O                         |
| 38                | VCCA                        | VCCA                        |
| 39                | I/O                         | I/O                         |
| 40                | I/O                         | I/O                         |
| 41                | I/O                         | I/O                         |
| 42                | I/O                         | I/O                         |
| 43                | I/O                         | I/O                         |
| 44                | GND                         | GND                         |
| 45                | I/O                         | I/O                         |
| 46                | I/O                         | I/O                         |
| 47                | I/O                         | I/O                         |
| 48                | I/O                         | I/O                         |
| 49                | I/O                         | I/O                         |
| 50                | SDO, I/O                    | SDO, I/O                    |
| 51                | I/O                         | I/O                         |
| 52                | I/O                         | I/O                         |
| 53                | I/O                         | I/O                         |
| 54                | I/O                         | I/O                         |
| 55                | GND                         | GND                         |
| 56                | I/O                         | I/O                         |

**Table 58 • CQ208**

| <b>CQ208</b>      |                         |
|-------------------|-------------------------|
| <b>Pin Number</b> | <b>A42MX36 Function</b> |
| 37                | I/O                     |
| 38                | I/O                     |
| 39                | I/O                     |
| 40                | I/O                     |
| 41                | I/O                     |
| 42                | I/O                     |
| 43                | I/O                     |
| 44                | I/O                     |
| 45                | I/O                     |
| 46                | I/O                     |
| 47                | I/O                     |
| 48                | I/O                     |
| 49                | I/O                     |
| 50                | I/O                     |
| 51                | I/O                     |
| 52                | GND                     |
| 53                | GND                     |
| 54                | TMS, I/O                |
| 55                | TDI, I/O                |
| 56                | I/O                     |
| 57                | WD, I/O                 |
| 58                | WD, I/O                 |
| 59                | I/O                     |
| 60                | VCCI                    |
| 61                | I/O                     |
| 62                | I/O                     |
| 63                | I/O                     |
| 64                | I/O                     |
| 65                | QCLKA, I/O              |
| 66                | WD, I/O                 |
| 67                | WD, I/O                 |
| 68                | I/O                     |
| 69                | I/O                     |
| 70                | WD, I/O                 |
| 71                | WD, I/O                 |
| 72                | I/O                     |
| 73                | I/O                     |

**Table 58 • CQ208**

| <b>CQ208</b>      |                         |
|-------------------|-------------------------|
| <b>Pin Number</b> | <b>A42MX36 Function</b> |
| 185               | I/O                     |
| 186               | CLKB, I/O               |
| 187               | I/O                     |
| 188               | PRB, I/O                |
| 189               | I/O                     |
| 190               | WD, I/O                 |
| 191               | WD, I/O                 |
| 192               | I/O                     |
| 193               | I/O                     |
| 194               | WD, I/O                 |
| 195               | WD, I/O                 |
| 196               | QCLKC, I/O              |
| 197               | I/O                     |
| 198               | I/O                     |
| 199               | I/O                     |
| 200               | I/O                     |
| 201               | I/O                     |
| 202               | VCCI                    |
| 203               | WD, I/O                 |
| 204               | WD, I/O                 |
| 205               | I/O                     |
| 206               | I/O                     |
| 207               | DCLK, I/O               |
| 208               | I/O                     |

**Table 61 • PG132**

| <b>PG132</b>      |                         |
|-------------------|-------------------------|
| <b>Pin Number</b> | <b>A42MX09 Function</b> |
| N10               | I/O                     |
| M10               | I/O                     |
| N11               | I/O                     |
| L10               | I/O                     |
| M11               | I/O                     |
| N12               | SDO                     |
| M12               | I/O                     |
| L11               | I/O                     |
| N13               | I/O                     |
| M13               | I/O                     |
| K11               | I/O                     |
| L12               | I/O                     |
| L13               | I/O                     |
| K13               | I/O                     |
| H10               | I/O                     |
| J12               | I/O                     |
| J13               | I/O                     |
| H11               | I/O                     |
| H12               | I/O                     |
| H13               | VKS                     |
| G13               | VPP                     |