



Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

| Details | |
|--------------------------------|---|
| Product Status | Obsolete |
| Number of LABs/CLBs | - |
| Number of Logic Elements/Cells | - |
| Total RAM Bits | - |
| Number of I/O | 57 |
| Number of Gates | 6000 |
| Voltage - Supply | 3V ~ 3.6V, 4.5V ~ 5.5V |
| Mounting Type | Surface Mount |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Package / Case | 68-LCC (J-Lead) |
| Supplier Device Package | 68-PLCC (24.23x24.23) |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/a40mx04-pl68i |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1 Revision History

The revision history describes the changes that were implemented in the document. The changes are listed by revision, starting with the most current publication.

1.1 Revision 15.0

The following is a summary of the changes in revision 15.0 of this document.

Table 15, page 21 is edited to add then foote, VIH(Min) is 2.4V float 2MX36 family. This applies only to VCCI of 5V and is not applicable to VCCI of 3.3V

Table 22, page 25 is edited to add the timote, VIH(Min) is 2.4V #0#2MX36 family. This applies only to VCCI of 5V and is not applicable to VCCI of 3.3V

Table 23, page 25 is edited to add the throate, VIH(Min) is 2.4V float 2MX36 family. This applies only to VCCI of 5V and is not applicable to VCCI of 3.3V

1.2 Revision 14.0

The following is a summary of the changes in revision 14.0 of this document.

Added CQFP package information for A42MX16 devic@rimduct Profilepage 1 and Ceramic Device Resources, page 4 (SAR 79522).

Added Military (M) and MIL-ST883 Class B (B) grades for GR 132 Package and added Commercial (C), Military (M), and MIL-STD-883 Class B (B) grades for CQFP 172 Package in Temperature Grade Offering page 5 (SAR 79519)

Changed Silicon Sculptor II to Silicon SculptoPriogramming,page 12 (SAR 38754) Added Figure 53, page 158 CQ172 package (SAR 79522).

1.3 Revision 13.0

The following is a summary of the changes in revision 13.0 of this document.

Added Figure 42,page 97 PQ144 Package for A42MX09 device (SAR 69776) Added Figure 52,page 153 PQ132 Package for A42MX09 device (SAR 69776)

1.4 Revision 12.0

The following is a summary of the changes in revision 12.0 of this document.

Added information on power-up behavior for A42MX24 and A42MX36 devicesoupeth@upply, page 13 (SAR 42096

Corrected the inadvertent mistake in the name of the PL68 pin assignment table (SARs 48999, 49793)

1.5 Revision 11.0

The following is a summary of the changes in revision 11.0 of this document.

The FuseLock logo and accompanying text was removed frortdstareSecuritypage 12. This marking is no longer used on Microsemi devices (0915) The Development Tool Supportpage 19 was updated (SAR 38512)

1.6 Revision 10.0

The following is a summary of the changes in revision 10.0 of this document.


Ordering Informationpage 3 was updated to include lead-free package ordering codes (SAR 21968)

The User Securitypage 12 was revised to clarify that although no existing security measures can give an absolute guarantee, Microsemi FPGAs implem the best security available in the industry (SAR 34673)

3.2.3.3 Antifuse Structures

An antifuse is a normally opentructure. The use of antifusesimplement a programmable logic device results in highly testableustures as well as efficient programming algorithms. There are no pre-existing connections; temporary connections beamade using pass transistors. These temporary connections can isolate individual antifuses tprbgrammed and individual circuit structures to be tested, which can be done before and after programmor instance, all metalracks can be tested for continuity and shorts between adjacent tracks, erfulntationality of all logic modules can be verified.

Figure 7 • MX Routing Structure



3.2.4 Clock Networks

The 40MX devices have one global clock distribution network (CLK). A signal can be put on the CLK network by being routed through the CLKBUF buffer.

In 42MX devices, there are two low-skew, high-fathoock distribution networks, referred to as CLKA and CLKB. Each network has a clock module (CLKMOth) at can select the source the clock signal from any of the followirk (pre 8, page 11):

Externally from the CLKA pad, using CLKBUF buffer Externally from the CLKB pad, using CLKBUF buffer Internally from the CLKINTA input, using CLKINT buffer Internally from the CLKINTB input, using CLKINT buffer

The clock modules are located in the top roMOofmodules. Clock drivers and a dedicated horizontal clock track are located in each horizontal routing channel.

Clock input pads in both 40MX and 42MX devicesalsambe used as normal I/Os, bypassing the clock networks.

The A42MX36 device has four additional registeror resources, called quadrant clock networks (Figure 9, page 11). Each quadrant clock provides a locallyh-fanout resource to the contiguous logic modules within its quadrant of the Quadrant clock signals can originate from specific I/O pins or from the internal array and can be used as a second gisyter clock, registerear, or output enable.

3.3.7 Low Power Mode

42MX devices have been designed with a Low PowereMinis feature, autited with setting the special LP pin to HIGH for a period longer than 800s particularly useffor battery-operated systems where battery life is a primary concern. In this, into excore of the device is turned off and the device consumes minimal power with low standby currend dition, all input buffers are turned off, and all outputs and bidirectional buffers are tristated. Since rether the device is turne off, the states of the registers are lost. The device must be re-initial virthen exiting Low Power Mode. I/Os can be driven during LP mode, and clock pins should be driven HIGH or LOW and should not float to avoid drawing current. To exit LP mode, the LP pin must be pulled LOW for over 200 µs to allow for charge pumps to power up, and device initialization will begin.

3.4 Power Dissipation

The general power consumption of MX device said up of static and dynamic power and can be expressed with the following equation.

3.4.1 General Power Equation

P = [ICCs tandby + ICCactive]*VCCI + IOL*VOL*N + IOH*(VCCI - VOH)*M

EQ 1

where:

ICC standby is the current flowingen no inputs or outputs are changing.

ICCactive is the current flowing due to CMOS switching.

IOL, IOH are TTL sink/source currents.

VOL, VOH are TTL level output voltages.

N equals the number of pouts driving TTL loads to VOL.

M equals the number of outputs driving TTL loads to VOH.

Accurate values for N and M are difficult to determinate they depend on the family type, on design details, and on the system O. The power can be divided introvo components: static and active.

3.4.2 Static Power Component

The static power due to standby contribs typically a small component of the overall power consumption. Standby power is calculated for power cial, worst-case conditionse static power dissipation by TTL loads depends on the number of outputs driving panthe DC load current. For instance, a 32-bit bus sinking 4mA at 0.33V will generate 42mW with tablets driving LOW, and 140mW with all outputs driving HIGH. The actual dissipation will average some with between, as I/Os switch states with time.

3.4.3 Active Power Component

Power dissipation in CMOS devices is usually diamted by the dynamic power dissipation. Dynamic power consumption is frequency-dependent and is atitumof the logic and etexternal I/O. Active power dissipation results from charging interinal capacitances of the interconnect, unprogrammed antifuses, module inputs, and module truts, plus external capacitans due to PC board traces and load device inputs. An additional component of the eaptiwer dissipation is the totem pole current in the CMOS transistor pairs. The treffect can be associated with eaptivalent capacitance that can be combined with frequency and voltage to represent active power dissipation.

The power dissipated by a CMOS circuit can be expressed by the equation:

Power(
$$\mu$$
W) = C_{EO}^* VCCA2* F(1)

FO 2

where:

 C_{EQ} = Equivalent capacitance expressed in picofarads (pF)

Each I/O cell has three boundary-sozegister cells, each with a serial-in, serial-out, parallel-in, and parallel-out pin. The serial pins are used to skyrizabnnect all the boundary-scan register cells in a device into a boundary-scan registeriain, which starts at the TDI pind ends at the TDO pin. The parallel ports are connected to the internal core legiodithe input, output and control ports of an I/O buffer to capture and load data into the registeritrol or observe the state of each I/O.

Figure 14 • 42MX IEEE 1149.1 Bounday Scan Circuitry





Table 9 • Test Access Port Descriptions

| Port | Description |
|---------------------------|--|
| TMS (Test Mode Select) | Serial input for the test logic control bits.isDataptured on the rising edge of the test logic clock (TCK). |
| TCK (Test Clock Input) | Dedicated test logidock used serially to shi test instruction, testadand control inputs on the rising edge of the clock, and serially to shi e output data on the falling edge of the clock. The maximum clock frequecy for TCK is 20 MHz. |
| TDI (Test Data Input) | Serial input for instruction and test data. i Dataptured on the rising edge of the test logic clock. |
| TDO (Test Data Output) | Serial output for test instruction and datatheotest logic. TDO is to an Inactive Drive state (high impedance) when data scanning is not in progress. |

Table 10 • Supported BST Public Instructions

| Instruction | IR Code (IR2.IR0) | Instruction Type | Description |
|----------------|----------------------|---------------------|---|
| EXTEST | 000 | Mandatory | Allows the external citcy iand board-level interconnections to be tested by forcing a test patterthea butput pins and capturing test results at the input pins. |
| SAMPLE/PRELOAD | 001 | Mandatory | Allows a snapshot of them als at the device pins to be captured and examined during operation |
| HIGH Z | 101 | Optional | Tristates all I/Os to alkewivernal signals to ide pins. See the IEEE Standard 1149.1 specification. |
| CLAMP | 110 | Optional | Allows state of signals driven from component pins to be determine from the Boundary-Scan Register. See the IEEE Standard 1149.1 specification for details. |
| BYPASS | 111 | Mandatory | Enables the bypass register between the TDI and TDO pins. The test data passes through the selected device to adjacent devices in the test chain. |

Figure 20 • 42MX Timing Model (SRAM Functions)
Input Delays



Note: Values are shown for A42MX36 3 at V.worst-case commercial conditions.

3.10.1 Parameter Measurement

The following figures show parameter measurement details.

Figure 21 • Output Buffer Delays







Table 31 • 40MX Temperature and Voltage Derating Factson(Normalized to TJ = 25°C, VCC = 3.3 V)

| | Temperat | ure | | | | | |
|--------------|----------|------|------|------|------|------|-------|
| 40MX Voltage | 55°C | 40°C | O°C | 25℃ | 70°C | 85°C | 125°C |
| 3.60 | 0.83 | 0.85 | 0.92 | 0.96 | 1.14 | 1.25 | 1.53 |

Figure 37 • 40MX Junction Temperature and Voltage Derating Curves (Normalized to ₹ 25°C, VCC = 3.3 V)



Note: This derating factor appliesal brouting and propagation delays

3.11.5 PCI System Timing Specification

The following tables list the critical PCI timing perters and the corresponding timing parameters for the MX PCI-compliant devices.

3.11.6 PCI Models

Microsemi provides synthesizable VHDL and VegilbIDL models for a PCI Target interface, a PCI Target and Target+DMA Master inflace. Contact the Microsemi sales resentative for more details.

Table 32 • Clock Specification for 33 MHz PCI

| | | PCI | | A42MX | 24 | A42M) | X36 | |
|-------------------|----------------|------|------|-------|------|-------|------|-------|
| Symbol | Parameter | Min. | Max. | Min. | Max. | Min. | Max. | Units |
| t _{CYC} | CLK Cycle Time | 30 | | 4.0 | | 4.0 | | ns |
| t _{HIGH} | CLK High Time | 11 | | 1.9 | | 1.9 | | ns |
| t _{LOW} | CLK Low Time | 11 | | 1.9 | | 1.9 | | ns |

Table 33 • Timing Parameters for 33 MHz PCI

| | | PCI | | A42M | X24 | A42N | 1X36 | |
|-----------------------|--|--------------|------|------|-------------------|------|------------------|-------|
| Symbol | Parameter | Min. | Max. | Min. | Max. | Min. | Max. | Units |
| t _{VAL} | CLK to Signal Valid Bused Signals | 2 | 11 | 2.0 | 9.0 | 2.0 | 9.0 | ns |
| t _{VAL(PTP)} | CLK to Signal Valid Point-to-Point | Ž | 12 | 2.0 | 9.0 | 2.0 | 9.0 | ns |
| t _{ON} | Float to Active | 2 | | 2.0 | 4.0 | 2.0 | 4.0 | ns |
| t _{OFF} | Active to Float | | 28 | | 8. ¹ 3 | | 8.3 ¹ | ns |
| t _{SU} | Input Set-Up Time to CLK Bused Signals | 7 | | 1.5 | | 1.5 | | ns |

Table 35 • A40MX02 Timing Characteristics (Nominal 3.3 V Operatio (continued) (Worst-Case Commercial Conditions, VCC = 3.0 V, $J = 70^{\circ}\text{C}$)

| | | 3 Sp | peed | 2 Sp | eed | 1 Sp | eed | Std Sp | peed | F Spe | ed | |
|-------------------|----------------------|------|------|------|------|------|------|--------|------|-------|--------|------------|
| Parame | eter / Description | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max.Uı | nits |
| CMOS C | Output Module Timing | | | | | | | | | | | |
| t _{DLH} | Data-to-Pad HIGH | | 5.5 | | 6.4 | | 7.2 | | 8.5 | | 11.9 | ns |
| t _{DHL} | Data-to-Pad LOW | | 4.8 | | 5.5 | | 6.2 | | 7.3 | | 10.2 | ns |
| t _{ENZH} | Enable Pad Z to HIGH | | 4.7 | | 5.5 | | 6.2 | | 7.3 | | 10.2 | ns |
| t _{ENZL} | Enable Pad Z to LOW | | 6.8 | | 7.9 | | 8.9 | | 10.5 | 5 | 14.7 | ns |
| ŧ _{NHZ} | Enable Pad HIGH to Z | | 11.1 | | 12.8 | | 14.5 | | 17.1 | | 23.9 | ns |
| ŧ _{ENLZ} | Enable Pad LOW to Z | | 8.2 | | 9.5 | | 10. | 7 | 12.6 | · | 17.7 | ns |
| d _{TLH} | Delta LOW to HIGH | | 0.05 | | 0.05 | | 0.06 | | 0.07 | | 0.10 | ns/pF |
| d _{THL} | Delta HIGH to LOW | | 0.03 | | 0.03 | 3 | 0.0 | 4 | 0.0 | 14 | 0.06 | 5 ns/p |

^{1.} Routing delays are for typical designs cases worst-case operating conditions. The mean management is should be used for estimating device performance. Post-route tignanalysis or simulation is requal to determine actual performance.

Table 36 • A40MX04 Timing Characteristics (Nominal 5.0 V Operation) (Worst-Case Commercial Conditions, VCC = 4.75 V, T_J = 70°C)

| | | 3 Sp | peed | 2 Sp | eed | 1 Sp | eed | Std Sp | oeed | F Spe | eed | |
|------------------------------|--|------|------|------|------|------|------|--------|------|-------|-------|-------|
| Parame | eter / Description | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max.L | Jnits |
| Logic N | Module Propagation Delays | | | | | | | | | | | |
| t _{PD1} | Single Module | | 1.2 | | 1.4 | | 1.6 | | 1.9 | | 2.7 | ns |
| t _{PD2} | Dual-Module Macros | | 2.3 | | 3.1 | | 3.5 | | 4.1 | | 5.7 | ns |
| t _{CO} | Sequential Clock-to-Q | | 1.2 | | 1.4 | | 1.6 | | 1.9 | | 2.7 | ns |
| t _{GO} | Latch G-to-Q | | 1.2 | | 1.4 | | 1.6 | | 1.9 | | 2.7 | ns |
| t _{RS} | Flip-Flop (Latch) Reset-to-Q | | 1.2 | | 1.4 | | 1.6 | 1 | 1.9 | | 2.7 | ns |
| Logic N | Module Predicted Routing Delay | ys¹ | | | | | | | | | | |
| t _{RD1} | FO = 1 Routing Delay | | 1.2 | | 1.6 | | 1.8 | | 2.1 | | 3.0 | ns |
| t _{RD2} | FO = 2 Routing Delay | | 1.9 | | 2.2 | | 2.5 | | 2.9 | | 4.1 | ns |
| t _{RD3} | FO = 3 Routing Delay | | 2.4 | | 2.8 | | 3.2 | | 3.7 | | 5.2 | ns |
| t _{RD4} | FO = 4 Routing Delay | | 2.9 | | 3.4 | | 3.9 | | 4.5 | | 6.3 | ns |
| t _{RD8} | FO = 8 Routing Delay | | 5.0 | | 5.8 | | 6.6 | | 7.8 | | 10.9 | ns |
| Logic N | Module Sequential Timing ² | | | | | | | | | | | |
| t _{SUD} | Flip-Flop (Latch) Data Input Set-Up | 3.1 | | 3.5 | | 4.0 | | 4.7 | | 6.6 | | ns |
| t _{HD} ³ | Flip-Flop (Latch) Data Input Hold | 0.0 | | 0.0 | | 0.0 | | 0.0 | | 0.0 | | ns |
| t _{SUENA} | Flip-Flop (Latch) Enable Set-Up | 3.1 | | 3.5 | | 4.0 | | 4.7 | | 6.6 | | ns |

^{2.} Set-up times assume fanout of 3. Further testing information can be obtained from the Timer utility.

^{3.} The hold time for the DFME1A macro may be greater than O enshies Timer tool from the Designer software to check the hold time for this macro

^{4.} Delays based on 35 pF loading

Table 40 • A42MX16 Timing Characteristics (Nominal 5.0 V Operatio ($\hat{\phi}$ ontinued) (Worst-Case Commercial Conditions, VCCA = 4.75 V, $T_J = 70^{\circ}$ C)

| | | | 3 S _I | peed | 2 Sp | eed | 1 Spe | eed | Std Sp | eed | F Spe | ed | |
|--------------------|------------------------------|------------------------|------------------|------------|-------------|------------|------------|------------|------------|------------|-------------|------------|------------|
| Parame | eter / Description | | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max | .Units |
| t _{PWL} | Minimum Pulse Wid | dthFO = 32 FO = 384 | 3.2 3.7 | | 3.5 4.1 | | 4.0 4.6 | | 4.7 5.4 | | 6.6 7.6 | | ns ns |
| t _{CKSW} | Maximum Skew | FO = 32 FO = 384 | | 0.3 | | 0.4 | | 0.4 0.4 | | 0.5 0.5 | 7.0 | O.7 O.7 | ns ns |
| t _{SUEXT} | Input Latch Extern Set-Up | al FO = 32 FO = 384 | 0.0 | | 0.0 | | 0.0 | | 0.0 | | 0.0 | | ns ns |
| t _{HEXT} | Input Latch Extern Hold | al FO = 32 FO = 384 | 2.8 3.2 | | 3.1 3.5 | | 5.5 4.0 | | 4.1 4.7 | | 5.7 6.6 | | ns ns |
| tp | Minimum Period | FO = 32 FO = 384 | 4.2 4.6 | | 4.67 5.1 | | 5.1 5.6 | | 5.8 6.4 | | 9.7 10.7 | | ns ns |
| f _{MAX} | Maximum Frequen | cy FO = 32 FO = 384 | | 237 215 | | 215 195 | | 198 179 | | 172 156 | | 103 94 | MHz MHz |

Table 42 • A42MX24 Timing Characteristis: (Nominal 5.0 V Operation) (Worst-Case Commercial Conditions, VCCA = 4.75 V, $T_J = 70$ °C)

| | | | 3 S | peed | 2 Sp | eed | 1 Sp | eed | Std S | peed | F Sp | eed | |
|--------------------|--------------------------------------|---------------------|------------|------------|------------|------------|------------|------------|------------|------------|--------------|------------|----------|
| Paramete | r / Description | | Min. | Max. | Min. | Max. | Min. | Max | . Min. | Max. | Min. | Max | Units |
| Input Mod | dule Predicted Routing | j Delay€ | | | | | | | | | | | |
| t _{IRD1} | FO = 1 Routing Delay | | | 1.8 | | 2.0 | | 2.3 | | 2.7 | | 3.8 | ns |
| t _{IRD2} | FO = 2 Routing Delay | | | 2.1 | | 2.3 | | 2.6 | | 3.1 | | 4.3 | s ns |
| t _{IRD3} | FO = 3 Routing Delay | | | 2.3 | | 2.5 | | 2.9 |) | 3.4 | | 4.8 | 3 ns |
| t _{IRD4} | FO = 4 Routing Delay | | | 2.5 | | 2.8 | | 3.2 | | 3.7 | | 5.2 | 2 ns |
| t _{IRD8} | FO = 8 Routing Delay | | | 3.4 | | 3.8 | | 4.3 | | 5.1 | | 7.1 | ns |
| Global Clo | ock Network | | | | | | | | | | | | |
| tскн | Input LOW to HIGH | FO = 32 FO = 486 | | 2.6 2.9 | | 2.9 3.2 | | 3.3 3.6 | | 3.9 4.3 | | 5.4 5.9 | ns ns |
| †CKL | Input HIGH to LOW | FO = 32 FO = 486 | | 3.7 4.3 | | 4.1 4.7 | | 4.6 5.4 | | 5.4 6.3 | | 7.6 8.8 | ns ns |
| t _{PWH} | Minimum Pulse Width HIGH | F0 = 32 F0 = 486 | 2.2 2.4 | | 2.4 2.6 | | 2.7 3.0 | | 3.2 3.5 | | 4.5 4.9 | | ns ns |
| t _{PWL} | Minimum Pulse Width LOW | F0 = 32 F0 = 486 | 2.2 2.4 | | 2.4 2.6 | | 2.7 3.0 | | 3.2 3.5 | | 4.5 4.9 | | ns ns |
| t _{CKSW} | Maximum Skew | FO = 32 FO = 486 | | 0.5 0.5 | | 0.6 0.6 | | 0.7 0.7 | | 8.0 0.8 | | 1.1 1.1 | ns ns |
| t _{SUEXT} | Input Latch External Set-Up | F0 = 32 F0 = 486 | 0.0 | | 0.0 | | 0.0 0.0 | | 0.0 0.0 | | 0.0 0.0 | | ns ns |
| t _{HEXT} | Input Latch External Hold | F0 = 32 F0 = 486 | 2.8 3.3 | | 3.1 3.7 | | 3.5 4.2 | | 4.1 4.9 | | 5.7 6.9 | | ns ns |
| tр | Minimum Period (1/f _{MAX}) | FO = 32 FO = 486 | 4.7 5.1 | | 5.2 5.7 | | 5.7 6.2 | | 6.5 7.1 | | 10.9 11.9 | | ns ns |

Table 44 • A42MX36 Timing Characteristics (Nominal 5.0 V Operation) (Worst-Case Commercial Conditions, VCCA = 4.75 V, $T_J = 70$ °C)

| | | 3 S _I | peed | 2 Sp | eed | 1 Spe | ed | Std Sp | eed | F Spee | ed | |
|---------------------|---|------------------|------|------|------|-------|------|--------|------|--------|--------|------|
| Parame ⁻ | ter / Description | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. U | nits |
| Logic M | odule Combinatorial Functions ¹ | | | | | | | | | | | |
| t _{PD} | Internal Array Module Delay | | 1.3 | | 1.5 | | 1.7 | | 2.0 | | 2.7 | ns |
| t _{PDD} | Internal Decode Module Delay | | 1.6 | | 1.8 | | 2.0 | | 2.4 | | 3.3 | ns |
| Logic M | odule Predicted Routing Delays | 2 | | | | | | | | | | |
| t _{RD1} | FO = 1 Routing Delay | | 0.9 | | 1.0 | | 1.2 | | 1.4 | | 2.0 | ns |
| t _{RD2} | FO = 2 Routing Delay | | 1.3 | | 1.4 | | 1.6 | | 1.9 | | 2.7 | ns |
| t _{RD3} | FO = 3 Routing Delay | | 1.6 | | 1.8 | | 2.0 | | 2.4 | | 3.4 | ns |
| t _{RD4} | FO = 4 Routing Delay | | 2.0 | | 2.2 | | 2.5 | | 2.9 | | 4.1 | ns |
| t _{RD5} | FO = 8 Routing Delay | | 3.3 | | 3.7 | | 4.2 | | 4.9 | | 6.9 | ns |
| t _{RDD} | Decode-to-Output Routing De | lay | 0.3 | 3 | 0.4 | 1 | 0.4 | 1 | 0. | 5 | 0.7 | ns |
| Logic M | odule Sequential Timing ^{3, 4} | | | | | | | | | | | |
| t _{co} | Flip-Flop Clock-to-Output | | 1.3 | | 1.4 | | 1.6 | | 1.9 | | 2.7 | ns |
| t _{GO} | Latch Gate-to-Output | | 1.3 | 3 | 1.4 | | 1.6 | | 1.9 | | 2.7 | ns |
| t _{SUD} | Flip-Flop (Latch) Set-Up Time | 0.3 | 3 | 0.3 | 3 | 0.4 | | 0.5 | | 0.7 | | ns |
| t _{HD} | Flip-Flop (Latch) Hold Time | 0.0 |) | 0.0 |) | 0.0 | | 0.0 | | 0.0 | | ns |
| t _{RO} | Flip-Flop (Latch) Reset-to-Out | put | 1. | 6 | 1.7 | 7 | 2.0 |) | 2.3 | 3 | 3.2 | ns |
| t _{SUENA} | Flip-Flop (Latch) Enable Set-Up | 0.7 | 1 | 0.8 | , | 0.9 | | 1.0 | | 1.4 | | ns |
| t _{HENA} | Flip-Flop (Latch) Enable Hold | 0.0 |) | 0.0 |) | 0.0 | | 0.0 | | 0.0 | | ns |
| t _{WCLKA} | Flip-Flop (Latch) Clock Active Pulse Width | 3.3 | | 3.7 | | 4.2 | | 4.9 | | 6.9 | | ns |
| t _{WASYN} | Flip-Flop (Latch Asynchronous Pulse Width | 4.4 | | 4.8 | | 5.5 | | 6.4 | | 9.0 | | ns |
| Synchro | nous SRAM Operations | | | | | | | | | | | |
| t _{RC} | Read Cycle Time | 6.8 | | 7.5 | | 8.5 | | 10.0 | | 14.0 | | ns |
| t _{WC} | Write Cycle Time | 6.8 | | 7.5 | | 8.5 | | 10.0 |) | 14.0 |) | ns |
| † _{RCKHL} | Clock HIGH/LOW Time | 3.4 | | 3.8 | | 4.3 | | 5.0 | | 7.0 | | ns |
| t _{RCO} | Data Valid After Clock HIGH/LOW | | 3.4 | | 3.8 | | 4.3 | | 5.0 | | 7.0 | ns |
| t _{ADSU} | Address/Data Set-Up Time | 1.6 |) | 1.8 | | 2.0 | | 2.4 | | 3.4 | | ns |
| Synchro | nous SRAM Operations (continu | ued) | | | | | | | | | | |
| t _{ADH} | Address/Data Hold Time | 0.0 |) | 0.0 | ١ | 0.0 | | 0.0 | | 0.0 | | ns |
| t _{RENSU} | Read Enable Set-Up | 0.6 | | 0.7 | | 0.8 | | 0.9 | | 1.3 | | ns |
| t _{RENH} | Read Enable Hold | 3.4 | | 3.8 | | 4.3 | | 5.0 | | 7.0 | | ns |
| t _{WENSU} | Write Enable Set-Up | 2.7 | | 3.0 | | 3.4 | | 4.0 | | 5.6 | | ns |
| t _{WENH} | Write Enable Hold | 0.0 | | 0.0 | | 0.0 | | 0.0 | | 0.0 | | ns |
| t _{BENS} | Block Enable Set-Up | 2.8 | | 3.1 | | 3.5 | | 4.1 | | 5.7 | | ns |
| | Block Enable Hold | 0.0 | | 0.0 | | 0.0 | | | | 0.0 | | |

Clock signal to shift the Boundary Scan Test (BLT) into the device. This pin functions as an I/O when "Reserve JTAG" is not checked in the Designer tware. BST pins are only available in A42MX24 and A42MX36 devices.

TDI, I/OTest Data In

Serial data input for BST instructions and data. Data is shifted in on the rising edge of TCK. This pin functions as an I/O when "Reserve JTAG" is not checked in the Designer Software. BST pins are only available in A42MX24 and A42MX36 devices.

TDO, I/OTest Data Out

Serial data output for BST instructions and testTddatapin functions as an I/O when "Reserve JTAG" is not checked in the Designer Software. BST pins are only available in A42MX24 and A42MX36 devices.

TMS, I/OTest Mode Select

The TMS pin controls the use of the 1149.1 Boundary Scan pins (TCK, TDI, TDO). In flexible mode when the TMS pin is set LOW, the TCK, TDI and TDO pins are boundary scan pins. Once the boundary scan pins are in test mode, they will remain inntode until the internal boundary scan state machine reaches the "logic reset" state. At this point, the boundary scan pins will be released and will function as regular I/O pins. The "logic resett ate is reached 5 TCK cycleft are the TMS pin is set HIGH. In dedicated test mode, TMS functions as specificationslee 1149.1 specifications. IEEE JTAG specification recommends a 100 pull-up resistor on the pin. BST pins are only available in A42MX24 and A42MX36 devices.

VCC, Supply Voltage

Input supply voltage for 40MX devices

VCCA, Supply Voltage

Supply voltage for array in 42MX devices

VCCI, Supply Voltage

Supply voltage for I/Os in 42MX devices

WD, I/OWide Decode Output

When a wide decode module is used in a 42MXcdevinis pin can be used as a dedicated output from the wide decode module. This direct connection interconnect delays associated with regular logic modules. To implement the difectonnection, connect an output buffer of any type to the output of the wide decode macro and place this output on one of the reserved WD pins.

Table 47 • PL44

| PL44 | | |
|------------|------------------|------------------|
| Pin Number | A40MX02 Function | A40MX04 Function |
| 21 | GND | GND |
| 22 | 1/0 | 1/0 |
| 23 | 1/0 | 1/0 |
| 24 | 1/0 | 1/0 |
| 25 | VCC | VCC |
| 26 | 1/0 | 1/0 |
| 27 | 1/0 | 1/0 |
| 28 | 1/0 | 1/0 |
| 29 | 1/0 | 1/0 |
| 30 | 1/0 | 1/0 |
| 31 | 1/0 | 1/0 |
| 32 | GND | GND |
| 33 | CLK, I/O | CLK, I/O |
| 34 | MODE | MODE |
| 35 | VCC | VCC |
| 36 | SDI, I/O | SDI, I/O |
| 37 | DCLK, I/O | DCLK, I/O |
| 38 | PRA, I/O | PRA, I/O |
| 39 | PRB, I/O | PRB, I/O |
| 40 | 1/0 | 1/0 |
| 41 | 1/0 | 1/0 |
| 42 | 1/0 | 1/0 |
| 43 | GND | GND |
| 44 | 1/0 | 1/0 |
| | | |

Table 49 • PL84

| PL84 | | | | |
|------------|------------------|------------------|------------------|------------------|
| Pin Number | A40MX04 Function | A42MX09 Function | A42MX16 Function | A42MX24 Function |
| 47 | 1/0 | 1/0 | 1/0 | WD, I/O |
| 48 | 1/0 | 1/0 | 1/0 | 1/0 |
| 49 | 1/0 | GND | GND | GND |
| 50 | 1/0 | 1/0 | 1/0 | WD, I/O |
| 51 | 1/0 | 1/0 | 1/0 | WD, I/O |
| 52 | 1/0 | SDO, I/O | SDO, I/O | SDO, TDO, I/O |
| 53 | 1/0 | 1/0 | 1/0 | 1/0 |
| 54 | 1/0 | 1/0 | 1/0 | 1/0 |
| 55 | 1/0 | 1/0 | 1/0 | 1/0 |
| 56 | 1/0 | 1/0 | 1/0 | 1/0 |
| 57 | 1/0 | 1/0 | 1/0 | 1/0 |
| 58 | 1/0 | 1/0 | 1/0 | 1/0 |
| 59 | 1/0 | 1/0 | 1/0 | 1/0 |
| 60 | GND | 1/0 | 1/0 | 1/0 |
| 61 | GND | 1/0 | 1/0 | 1/0 |
| 62 | 1/0 | 1/0 | 1/0 | TCK, I/O |
| 63 | 1/0 | LP | LP | LP |
| 64 | CLK, I/O | VCCA | VCCA | VCCA |
| 65 | 1/0 | VCCI | VCCI | VCCI |
| 66 | MODE | 1/0 | 1/0 | 1/0 |
| 67 | VCC | 1/0 | 1/0 | 1/0 |
| 68 | VCC | 1/0 | 1/0 | 1/0 |
| 69 | 1/0 | 1/0 | 1/0 | 1/0 |
| 70 | 1/0 | GND | GND | GND |
| 71 | 1/0 | 1/0 | 1/0 | 1/0 |
| 72 | SDI, I/O | 1/0 | 1/0 | 1/0 |
| 73 | DCLK, I/O | 1/0 | 1/0 | 1/0 |
| 74 | PRA, I/O | 1/0 | 1/0 | 1/0 |
| 75 | PRB, I/O | 1/0 | 1/0 | 1/0 |
| 76 | 1/0 | SDI, I/O | SDI, I/O | SDI, I/O |
| 77 | 1/0 | 1/0 | 1/0 | 1/0 |
| 78 | 1/0 | 1/0 | 1/0 | WD, I/O |
| 79 | 1/0 | 1/0 | 1/0 | WD, I/O |
| 80 | 1/0 | 1/0 | 1/0 | WD, I/O |
| 81 | 1/0 | PRA, I/O | PRA, I/O | PRA, I/O |
| 82 | GND | 1/0 | 1/0 | 1/0 |
| 83 | 1/0 | CLKA, I/O | CLKA, I/O | CLKA, I/O |

Table 51 • PQ144

| PQ144 | | |
|------------|------------------|--|
| Pin Number | A42MX09 Function | |
| 80 | GNDI | |
| 81 | NC | |
| 82 | 1/0 | |
| 83 | 1/0 | |
| 84 | 1/0 | |
| 85 | 1/0 | |
| 86 | 1/0 | |
| 87 | 1/0 | |
| 88 | VKS | |
| 89 | VPP | |
| 90 | VCC | |
| 91 | VCCI | |
| 92 | NC | |
| 93 | VSV | |
| 94 | 1/0 | |
| 95 | 1/0 | |
| 96 | 1/0 | |
| 97 | 1/0 | |
| 98 | 1/0 | |
| 99 | 1/0 | |
| 100 | GND | |
| 101 | GNDI | |
| 102 | NC | |
| 103 | 1/0 | |
| 104 | 1/0 | |
| 105 | 1/0 | |
| 106 | 1/0 | |
| 107 | 1/0 | |
| 108 | 1/0 | |
| 109 | 1/0 | |
| 110 | SDI | |
| 111 | 1/0 | |
| 112 | 1/0 | |
| 113 | 1/0 | |
| 114 | 1/0 | |
| 115 | 1/0 | |
| 116 | GNDQ | |

Table 53 • PQ208

| PQ208 | | | |
|------------|------------------|------------------|------------------|
| Pin Number | A42MX16 Function | A42MX24 Function | A42MX36 Function |
| 95 | NC | 1/0 | 1/0 |
| 96 | NC | 1/0 | 1/0 |
| 97 | NC | 1/0 | 1/0 |
| 98 | VCCI | VCCI | VCCI |
| 99 | 1/0 | 1/0 | 1/0 |
| 100 | 1/0 | WD, I/O | WD, I/O |
| 101 | 1/0 | WD, I/O | WD, I/O |
| 102 | 1/0 | 1/0 | 1/0 |
| 103 | SDO, I/O | SDO, TDO, I/O | SDO, TDO, I/O |
| 104 | 1/0 | 1/0 | 1/0 |
| 105 | GND | GND | GND |
| 106 | NC | VCCA | VCCA |
| 107 | 1/0 | 1/0 | 1/0 |
| 108 | 1/0 | 1/0 | 1/0 |
| 109 | 1/0 | 1/0 | 1/0 |
| 110 | 1/0 | 1/0 | 1/0 |
| 111 | 1/0 | 1/0 | 1/0 |
| 112 | NC | 1/0 | 1/0 |
| 113 | NC | 1/0 | 1/0 |
| 114 | NC | 1/0 | 1/0 |
| 115 | NC | 1/0 | 1/0 |
| 116 | 1/0 | 1/0 | 1/0 |
| 117 | 1/0 | 1/0 | 1/0 |
| 118 | 1/0 | 1/0 | 1/0 |
| 119 | 1/0 | 1/0 | 1/0 |
| 120 | 1/0 | 1/0 | 1/0 |
| 121 | 1/0 | 1/0 | 1/0 |
| 122 | 1/0 | 1/0 | 1/0 |
| 123 | 1/0 | 1/0 | 1/0 |
| 124 | 1/0 | 1/0 | 1/0 |
| 125 | 1/0 | 1/0 | 1/0 |
| 126 | GND | GND | GND |
| 127 | 1/0 | 1/0 | 1/0 |
| 128 | 1/0 | TCK, I/O | TCK, I/O |
| 129 | LP | LP | LP |
| 130 | VCCA | VCCA | VCCA |
| 131 | GND | GND | GND |

Table 53 • PQ208

| PQ208 Pin Number | A42MX16 Function | A42MX24 Function | A42MX36 Function |
|------------------|------------------|------------------|------------------|
| 169 | 1/0 | WD, I/O | WD, I/O |
| 170 | 1/0 | 1/0 | 1/0 |
| 171 | NC | 1/0 | QCLKD, I/O |
| 172 | 1/0 | 1/0 | 1/0 |
| 173 | 1/0 | 1/0 | 1/0 |
| 174 | 1/0 | 1/0 | 1/0 |
| 175 | 1/0 | 1/0 | 1/0 |
| 176 | 1/0 | WD, I/O | WD, I/O |
| 177 | 1/0 | WD, I/O | WD, I/O |
| 178 | PRA, I/O | PRA, I/O | PRA, I/O |
| 179 | 1/0 | 1/0 | 1/0 |
| 180 | CLKA, I/O | CLKA, I/O | CLKA, I/O |
| 181 | NC | 1/0 | 1/0 |
| 182 | NC | VCCI | VCCI |
| 183 | VCCA | VCCA | VCCA |
| 184 | GND | GND | GND |
| 185 | 1/0 | 1/0 | 1/0 |
| 186 | CLKB, I/O | CLKB, I/O | CLKB, I/O |
| 187 | 1/0 | 1/0 | 1/0 |
| 188 | PRB, I/O | PRB, I/O | PRB, I/O |
| 189 | 1/0 | 1/0 | 1/0 |
| 190 | 1/0 | WD, I/O | WD, I/O |
| 191 | 1/0 | WD, I/O | WD, I/O |
| 192 | 1/0 | 1/0 | 1/0 |
| 193 | NC | 1/0 | 1/0 |
| 194 | NC | WD, I/O | WD, I/O |
| 195 | NC | WD, I/O | WD, I/O |
| 196 | 1/0 | 1/0 | QCLKC, I/O |
| 197 | NC | 1/0 | 1/0 |
| 198 | 1/0 | 1/0 | 1/0 |
| 199 | 1/0 | 1/0 | 1/0 |
| 200 | 1/0 | 1/0 | 1/0 |
| 201 | NC | 1/0 | 1/0 |
| 202 | VCCI | VCCI | VCCI |
| 203 | 1/0 | WD, I/O | WD, I/O |
| 204 | 1/0 | WD, I/O | WD, I/O |
| 205 | 1/0 | 1/0 | 1/0 |

Table 56 • VQ100

| Pin Number A42MX09 A42MX16 21 I/O I/O 22 I/O I/O 23 I/O I/O 24 I/O I/O 25 I/O I/O 26 I/O I/O 27 I/O I/O 28 I/O I/O 30 I/O I/O 30 I/O I/O 31 I/O I/O 32 GND GND 33 I/O I/O 34 I/O I/O 35 I/O I/O 36 I/O I/O 37 I/O I/O 38 VCCA VCCA 39 I/O I/O 40 I/O I/O 41 I/O I/O 42 I/O I/O 44 GND GND 45 I/O I/O | VQ100 | | |
|---|------------|----------|----------|
| 21 I/O I/O 22 I/O I/O 23 I/O I/O 24 I/O I/O 25 I/O I/O 26 I/O I/O 27 I/O I/O 28 I/O I/O 29 I/O I/O 30 I/O I/O 31 I/O I/O 32 GND GND 33 I/O I/O 34 I/O I/O 35 I/O I/O 36 I/O I/O 37 I/O I/O 38 VCCA VCCA 39 I/O I/O 40 I/O I/O 41 I/O I/O 42 I/O I/O 43 I/O I/O 44 GND GND 45 I/O I/O | Pin Number | | |
| 23 I/O I/O 24 I/O I/O 25 I/O I/O 26 I/O I/O 27 I/O I/O 28 I/O I/O 29 I/O I/O 30 I/O I/O 31 I/O I/O 32 GND GND 33 I/O I/O 34 I/O I/O 35 I/O I/O 36 I/O I/O 37 I/O I/O 38 VCCA VCCA 39 I/O I/O 40 I/O I/O 41 I/O I/O 42 I/O I/O 43 I/O I/O 44 GND GND 45 I/O I/O 46 I/O I/O 47 I/O I/O | 21 | 1/0 | 1/0 |
| 24 I/O I/O 25 I/O I/O 26 I/O I/O 27 I/O I/O 28 I/O I/O 29 I/O I/O 30 I/O I/O 31 I/O I/O 32 GND GND 33 I/O I/O 34 I/O I/O 35 I/O I/O 36 I/O I/O 37 I/O I/O 40 I/O I/O 40 I/O I/O 41 I/O I/O 42 I/O I/O 43 I/O I/O 44 GND GND 45 I/O I/O 46 I/O I/O 49 I/O I/O 49 I/O I/O 50 SDO, I/O SDO, I/O | 22 | 1/0 | 1/0 |
| 25 I/O I/O 26 I/O I/O 27 I/O I/O 28 I/O I/O 29 I/O I/O 30 I/O I/O 31 I/O I/O 32 GND GND 33 I/O I/O 34 I/O I/O 35 I/O I/O 36 I/O I/O 37 I/O I/O 38 VCCA VCCA 39 I/O I/O 40 I/O I/O 40 I/O I/O 41 I/O I/O 42 I/O I/O 43 I/O I/O 44 GND GND 45 I/O I/O 46 I/O I/O 49 I/O I/O 50 SDO, I/O SDO, I/O <tr< td=""><td>23</td><td>1/0</td><td>1/0</td></tr<> | 23 | 1/0 | 1/0 |
| 26 I/O I/O 27 I/O I/O 28 I/O I/O 29 I/O I/O 30 I/O I/O 31 I/O I/O 32 GND GND 33 I/O I/O 34 I/O I/O 35 I/O I/O 36 I/O I/O 37 I/O I/O 39 I/O I/O 40 I/O I/O 40 I/O I/O 41 I/O I/O 42 I/O I/O 43 I/O I/O 44 GND GND 45 I/O I/O 46 I/O I/O 47 I/O I/O 49 I/O I/O 50 SDO, I/O SDO, I/O 51 I/O I/O | 24 | 1/0 | 1/0 |
| 27 I/O I/O 28 I/O I/O 29 I/O I/O 30 I/O I/O 31 I/O I/O 32 GND GND 33 I/O I/O 34 I/O I/O 35 I/O I/O 36 I/O I/O 37 I/O I/O 38 VCCA VCCA 39 I/O I/O 40 I/O I/O 41 I/O I/O 42 I/O I/O 43 I/O I/O 44 GND GND 45 I/O I/O 47 I/O I/O 48 I/O I/O 49 I/O I/O 50 SDO, I/O SDO, I/O 51 I/O I/O 52 I/O I/O <tr< td=""><td>25</td><td>1/0</td><td>1/0</td></tr<> | 25 | 1/0 | 1/0 |
| 28 I/O I/O 29 I/O I/O 30 I/O I/O 31 I/O I/O 32 GND GND 33 I/O I/O 34 I/O I/O 35 I/O I/O 36 I/O I/O 37 I/O I/O 38 VCCA VCCA 39 I/O I/O 40 I/O I/O 41 I/O I/O 42 I/O I/O 43 I/O I/O 44 GND GND 45 I/O I/O 46 I/O I/O 47 I/O I/O 48 I/O I/O 49 I/O I/O 50 SDO, I/O SDO, I/O 51 I/O I/O 52 I/O I/O <tr< td=""><td>26</td><td>1/0</td><td>1/0</td></tr<> | 26 | 1/0 | 1/0 |
| 29 I/O I/O 30 I/O I/O 31 I/O I/O 32 GND GND 33 I/O I/O 34 I/O I/O 35 I/O I/O 36 I/O I/O 37 I/O I/O 38 VCCA VCCA 39 I/O I/O 40 I/O I/O 41 I/O I/O 42 I/O I/O 43 I/O I/O 44 GND GND 45 I/O I/O 46 I/O I/O 47 I/O I/O 48 I/O I/O 50 SDO, I/O SDO, I/O 51 I/O I/O 52 I/O I/O 53 I/O I/O 54 I/O I/O <tr< td=""><td>27</td><td>1/0</td><td>1/0</td></tr<> | 27 | 1/0 | 1/0 |
| 30 | 28 | 1/0 | 1/0 |
| 31 I/O I/O 32 GND GND 33 I/O I/O 34 I/O I/O 35 I/O I/O 36 I/O I/O 37 I/O I/O 38 VCCA VCCA 39 I/O I/O 40 I/O I/O 41 I/O I/O 42 I/O I/O 43 I/O I/O 44 GND GND 45 I/O I/O 46 I/O I/O 47 I/O I/O 48 I/O I/O 49 I/O I/O 50 SDO, I/O SDO, I/O 51 I/O I/O 52 I/O I/O 53 I/O I/O 54 I/O I/O 55 GND GND <td>29</td> <td>1/0</td> <td>1/0</td> | 29 | 1/0 | 1/0 |
| 32 GND GND 33 I/O I/O 34 I/O I/O 35 I/O I/O 36 I/O I/O 37 I/O I/O 38 VCCA VCCA 39 I/O I/O 40 I/O I/O 41 I/O I/O 42 I/O I/O 43 I/O I/O 44 GND GND 45 I/O I/O 46 I/O I/O 47 I/O I/O 48 I/O I/O 49 I/O I/O 50 SDO, I/O SDO, I/O 51 I/O I/O 52 I/O I/O 54 I/O I/O 55 GND GND | 30 | 1/0 | 1/0 |
| 33 I/O I/O 34 I/O I/O 35 I/O I/O 36 I/O I/O 37 I/O I/O 38 VCCA VCCA 39 I/O I/O 40 I/O I/O 41 I/O I/O 42 I/O I/O 43 I/O I/O 44 GND GND 45 I/O I/O 46 I/O I/O 47 I/O I/O 48 I/O I/O 49 I/O I/O 50 SDO, I/O SDO, I/O 51 I/O I/O 52 I/O I/O 54 I/O I/O 55 GND GND | 31 | 1/0 | 1/0 |
| 34 I/O I/O 35 I/O I/O 36 I/O I/O 37 I/O I/O 38 VCCA VCCA 39 I/O I/O 40 I/O I/O 41 I/O I/O 42 I/O I/O 43 I/O I/O 44 GND GND 45 I/O I/O 46 I/O I/O 47 I/O I/O 48 I/O I/O 49 I/O I/O 50 SDO, I/O SDO, I/O 51 I/O I/O 52 I/O I/O 54 I/O I/O 55 GND GND | 32 | GND | GND |
| 35 I/O I/O 36 I/O I/O 37 I/O I/O 38 VCCA VCCA 39 I/O I/O 40 I/O I/O 41 I/O I/O 41 I/O I/O 42 I/O I/O 43 I/O I/O 44 GND GND 45 I/O I/O 46 I/O I/O 47 I/O I/O 48 I/O I/O 49 I/O I/O 50 SDO, I/O SDO, I/O 51 I/O I/O 52 I/O I/O 53 I/O I/O 54 I/O I/O 55 GND GND | 33 | 1/0 | 1/0 |
| 36 I/O I/O 37 I/O I/O 38 VCCA VCCA 39 I/O I/O 40 I/O I/O 41 I/O I/O 42 I/O I/O 43 I/O I/O 44 GND GND 45 I/O I/O 46 I/O I/O 47 I/O I/O 48 I/O I/O 49 I/O I/O 50 SDO, I/O SDO, I/O 51 I/O I/O 52 I/O I/O 54 I/O I/O 55 GND GND | 34 | 1/0 | 1/0 |
| 37 I/O I/O 38 VCCA VCCA 39 I/O I/O 40 I/O I/O 41 I/O I/O 42 I/O I/O 43 I/O I/O 44 GND GND 45 I/O I/O 46 I/O I/O 47 I/O I/O 48 I/O I/O 49 I/O I/O 50 SDO, I/O SDO, I/O 51 I/O I/O 52 I/O I/O 53 I/O I/O 54 I/O I/O 55 GND GND | 35 | 1/0 | 1/0 |
| 38 VCCA VCCA 39 I/O I/O 40 I/O I/O 41 I/O I/O 42 I/O I/O 43 I/O I/O 44 GND GND 45 I/O I/O 46 I/O I/O 47 I/O I/O 48 I/O I/O 49 I/O I/O 50 SDO, I/O SDO, I/O 51 I/O I/O 52 I/O I/O 53 I/O I/O 54 I/O I/O 55 GND GND | 36 | 1/0 | 1/0 |
| 39 | 37 | 1/0 | 1/0 |
| 40 I/O I/O 41 I/O I/O 42 I/O I/O 43 I/O I/O 44 GND GND 45 I/O I/O 46 I/O I/O 47 I/O I/O 48 I/O I/O 49 I/O I/O 50 SDO, I/O SDO, I/O 51 I/O I/O 52 I/O I/O 54 I/O I/O 55 GND GND | 38 | VCCA | VCCA |
| 41 I/O I/O 42 I/O I/O 43 I/O I/O 44 GND GND 45 I/O I/O 46 I/O I/O 47 I/O I/O 48 I/O I/O 49 I/O I/O 50 SDO, I/O SDO, I/O 51 I/O I/O 52 I/O I/O 53 I/O I/O 54 I/O I/O 55 GND GND | 39 | 1/0 | 1/0 |
| 42 I/O I/O 43 I/O I/O 44 GND GND 45 I/O I/O 46 I/O I/O 47 I/O I/O 48 I/O I/O 49 I/O I/O 50 SDO, I/O SDO, I/O 51 I/O I/O 52 I/O I/O 53 I/O I/O 54 I/O I/O 55 GND GND | 40 | 1/0 | 1/0 |
| 43 I/O I/O 44 GND GND 45 I/O I/O 46 I/O I/O 47 I/O I/O 48 I/O I/O 49 I/O I/O 50 SDO, I/O SDO, I/O 51 I/O I/O 52 I/O I/O 53 I/O I/O 54 I/O I/O 55 GND GND | 41 | 1/0 | 1/0 |
| 44 GND GND 45 I/O I/O 46 I/O I/O 47 I/O I/O 48 I/O I/O 49 I/O I/O 50 SDO, I/O SDO, I/O 51 I/O I/O 52 I/O I/O 53 I/O I/O 54 I/O I/O 55 GND GND | 42 | 1/0 | 1/0 |
| 45 I/O I/O 46 I/O I/O 47 I/O I/O 48 I/O I/O 49 I/O I/O 50 SDO, I/O SDO, I/O 51 I/O I/O 52 I/O I/O 53 I/O I/O 54 I/O I/O 55 GND GND | 43 | 1/0 | 1/0 |
| 46 I/O I/O 47 I/O I/O 48 I/O I/O 49 I/O I/O 50 SDO, I/O SDO, I/O 51 I/O I/O 52 I/O I/O 53 I/O I/O 54 I/O I/O 55 GND GND | 44 | GND | GND |
| 47 | 45 | 1/0 | 1/0 |
| 48 I/O I/O 49 I/O I/O 50 SDO, I/O SDO, I/O 51 I/O I/O 52 I/O I/O 53 I/O I/O 54 I/O I/O 55 GND GND | 46 | 1/0 | 1/0 |
| 49 I/O I/O 50 SDO, I/O SDO, I/O 51 I/O I/O 52 I/O I/O 53 I/O I/O 54 I/O I/O 55 GND GND | 47 | 1/0 | 1/0 |
| 50 SDO, I/O SDO, I/O 51 I/O I/O 52 I/O I/O 53 I/O I/O 54 I/O I/O 55 GND GND | 48 | 1/0 | 1/0 |
| 51 I/O 52 I/O 53 I/O 54 I/O 55 GND GND | 49 | 1/0 | 1/0 |
| 52 I/O 53 I/O 54 I/O 55 GND GND | 50 | SDO, I/O | SDO, I/O |
| 53 I/O I/O 54 I/O I/O 55 GND GND | 51 | 1/0 | 1/0 |
| 54 I/O I/O 55 GND GND | 52 | 1/0 | 1/0 |
| 55 GND GND | 53 | 1/0 | 1/0 |
| | 54 | 1/0 | 1/0 |
| 56 I/O I/O | 55 | GND | GND |
| | 56 | 1/0 | 1/0 |

Figure 50 • CQ256




Table 59 • CQ256

| CQ256 | |
|------------|------------------|
| Pin Number | A42MX36 Function |
| 1 | NC |
| 2 | GND |
| 3 | 1/0 |
| 4 | 1/0 |
| 5 | 1/0 |
| 6 | 1/0 |
| 7 | 1/0 |
| 8 | 1/0 |
| 9 | 1/0 |
| 10 | GND |
| 11 | 1/0 |
| 12 | 1/0 |
| 13 | 1/0 |
| 14 | 1/0 |
| 15 | 1/0 |
| 16 | 1/0 |
| 17 | 1/0 |
| 18 | 1/0 |
| 19 | 1/0 |
| 20 | 1/0 |
| 21 | 1/0 |

Table 59 • CQ256

| Pin Number A42MX36 Function 207 I/O 208 I/O 209 QCLKC, I/O 210 I/O 211 WD, I/O 212 WD, I/O 213 I/O 214 I/O 215 WD, I/O 216 WD, I/O 217 I/O 218 PRB, I/O 219 I/O 220 CLKB, I/O 221 I/O 222 GND 223 GND 224 VCCA 225 VCCI 226 I/O 227 CLKA, I/O 228 I/O 230 I/O 231 I/O 233 WD, I/O 234 I/O 235 I/O 236 I/O 237 I/O 238 I/O 239 I/O 240 </th <th>CQ256</th> <th></th> | CQ256 | |
|---|------------|------------------|
| 208 | Pin Number | A42MX36 Function |
| 209 QCLKC, I/O 210 I/O 211 WD, I/O 212 WD, I/O 213 I/O 214 I/O 215 WD, I/O 216 WD, I/O 217 I/O 218 PRB, I/O 219 I/O 220 CLKB, I/O 221 I/O 222 GND 223 GND 224 VCCA 225 VCCI 226 I/O 227 CLKA, I/O 228 I/O 229 PRA, I/O 230 I/O 231 I/O 231 I/O 232 WD, I/O 233 WD, I/O 234 I/O 235 I/O 236 I/O 237 I/O 238 I/O 237 I/O 238 I/O 239 I/O 231 I/O 231 I/O 231 I/O 232 WD, I/O 233 WD, I/O 234 I/O 235 I/O 236 I/O 237 I/O 238 I/O 239 I/O 230 QCLKD, I/O 240 QCLKD, I/O | 207 | 1/0 |
| 210 I/O 211 WD, I/O 212 WD, I/O 213 I/O 214 I/O 215 WD, I/O 216 WD, I/O 217 I/O 218 PRB, I/O 219 I/O 220 CLKB, I/O 221 I/O 222 GND 223 GND 224 VCCA 225 VCCI 226 I/O 227 CLKA, I/O 228 I/O 229 PRA, I/O 230 I/O 231 I/O 231 I/O 232 WD, I/O 231 I/O 233 WD, I/O 234 I/O 235 I/O 236 I/O 237 I/O 238 I/O 238 I/O 239 I/O 239 I/O 231 I/O 231 I/O 232 WD, I/O 233 WD, I/O 234 I/O 235 I/O 236 I/O 237 I/O 238 I/O 239 I/O 240 OCLKD, I/O 241 I/O 241 I/O 242 WD, I/O | 208 | 1/0 |
| 211 WD, I/O 212 WD, I/O 213 I/O 214 I/O 215 WD, I/O 216 WD, I/O 217 I/O 218 PRB, I/O 219 I/O 220 CLKB, I/O 221 I/O 222 GND 223 GND 224 VCCA 225 VCCI 226 I/O 227 CLKA, I/O 228 I/O 229 PRA, I/O 230 I/O 231 I/O 231 I/O 232 WD, I/O 233 WD, I/O 234 I/O 235 I/O 237 I/O 238 I/O 237 I/O 238 I/O 239 I/O 239 I/O 239 I/O 231 I/O 231 I/O 233 WD, I/O 233 WD, I/O 234 I/O 235 I/O 237 I/O 238 I/O 239 I/O 240 QCLKD, I/O 241 I/O 241 I/O | 209 | QCLKC, I/O |
| 212 WD, I/O 213 I/O 214 I/O 215 WD, I/O 216 WD, I/O 217 I/O 218 PRB, I/O 219 I/O 220 CLKB, I/O 221 I/O 222 GND 223 GND 224 VCCA 225 VCCI 226 I/O 227 CLKA, I/O 228 I/O 229 PRA, I/O 230 I/O 231 I/O 232 WD, I/O 233 WD, I/O 234 I/O 235 I/O 237 I/O 238 I/O 237 I/O 238 I/O 237 I/O 238 I/O 237 I/O 238 I/O 239 I/O 237 I/O 238 I/O 239 I/O 231 I/O 231 I/O 232 WD, I/O 233 WD, I/O 234 I/O 235 I/O 237 I/O 238 I/O 237 I/O 238 I/O 239 I/O 240 QCLKD, I/O 241 I/O 241 I/O | 210 | 1/0 |
| 213 I/O 214 I/O 215 WD, I/O 216 WD, I/O 217 I/O 218 PRB, I/O 219 I/O 220 CLKB, I/O 221 I/O 222 GND 223 GND 224 VCCA 225 VCCI 226 I/O 227 CLKA, I/O 228 I/O 229 PRA, I/O 230 I/O 231 I/O 233 WD, I/O 234 I/O 235 I/O 236 I/O 237 I/O 238 I/O 239 I/O 240 QCLKD, I/O 241 I/O 242 WD, I/O | 211 | WD, I/O |
| 214 I/O 215 WD, I/O 216 WD, I/O 217 I/O 218 PRB, I/O 219 I/O 220 CLKB, I/O 221 I/O 222 GND 223 GND 224 VCCA 225 VCCI 226 I/O 227 CLKA, I/O 228 I/O 229 PRA, I/O 230 I/O 231 I/O 231 I/O 232 WD, I/O 233 WD, I/O 234 I/O 235 I/O 236 I/O 237 I/O 238 I/O 238 I/O 239 I/O 239 I/O 231 I/O 231 I/O 231 I/O 232 WD, I/O 233 WD, I/O 234 I/O 235 I/O 236 I/O 237 I/O 238 I/O 239 I/O 240 QCLKD, I/O 241 I/O 242 WD, I/O | 212 | WD, I/O |
| 215 WD, I/O 216 WD, I/O 217 I/O 218 PRB, I/O 219 I/O 220 CLKB, I/O 221 I/O 222 GND 223 GND 224 VCCA 225 VCCI 226 I/O 227 CLKA, I/O 228 I/O 229 PRA, I/O 230 I/O 231 I/O 231 I/O 232 WD, I/O 233 WD, I/O 234 I/O 235 I/O 236 I/O 237 I/O 238 I/O 237 I/O 238 I/O 239 I/O 239 I/O 231 I/O 231 I/O 232 WD, I/O 233 WD, I/O 234 I/O 235 I/O 236 I/O 237 I/O 238 I/O 239 I/O 240 QCLKD, I/O 241 I/O 241 I/O | 213 | 1/0 |
| 216 WD, I/O 217 I/O 218 PRB, I/O 219 I/O 220 CLKB, I/O 221 I/O 222 GND 223 GND 224 VCCA 225 VCCI 226 I/O 227 CLKA, I/O 228 I/O 229 PRA, I/O 230 I/O 231 I/O 232 WD, I/O 233 WD, I/O 234 I/O 235 I/O 236 I/O 237 I/O 238 I/O 239 I/O 240 QCLKD, I/O 241 I/O 242 WD, I/O | 214 | 1/0 |
| 217 I/O 218 PRB, I/O 219 I/O 220 CLKB, I/O 221 I/O 222 GND 223 GND 224 VCCA 225 VCCI 226 I/O 227 CLKA, I/O 228 I/O 229 PRA, I/O 230 I/O 231 I/O 231 I/O 232 WD, I/O 233 WD, I/O 234 I/O 235 I/O 236 I/O 237 I/O 238 I/O 237 I/O 238 I/O 239 I/O 239 I/O 239 I/O 239 I/O 240 QCLKD, I/O 241 I/O 241 I/O | 215 | WD, I/O |
| 218 PRB, I/O 219 I/O 220 CLKB, I/O 221 I/O 222 GND 223 GND 224 VCCA 225 VCCI 226 I/O 227 CLKA, I/O 228 I/O 229 PRA, I/O 230 I/O 231 I/O 231 I/O 232 WD, I/O 233 WD, I/O 234 I/O 235 I/O 236 I/O 237 I/O 238 I/O 239 I/O 239 I/O 239 I/O 239 I/O 240 QCLKD, I/O 241 I/O 241 I/O | 216 | WD, I/O |
| 219 I/O 220 CLKB, I/O 221 I/O 222 GND 223 GND 224 VCCA 225 VCCI 226 I/O 227 CLKA, I/O 228 I/O 229 PRA, I/O 230 I/O 231 I/O 232 WD, I/O 233 WD, I/O 234 I/O 235 I/O 236 I/O 237 I/O 238 I/O 239 I/O 240 QCLKD, I/O 241 I/O 242 WD, I/O | 217 | 1/0 |
| 220 CLKB, I/O 221 I/O 222 GND 223 GND 224 VCCA 225 VCCI 226 I/O 227 CLKA, I/O 228 I/O 229 PRA, I/O 230 I/O 231 I/O 232 WD, I/O 233 WD, I/O 234 I/O 235 I/O 236 I/O 237 I/O 238 I/O 239 I/O 239 I/O 239 I/O 240 QCLKD, I/O 241 I/O 241 I/O | 218 | PRB, I/O |
| 221 I/O 222 GND 223 GND 224 VCCA 225 VCCI 226 I/O 227 CLKA, I/O 228 I/O 230 I/O 231 I/O 232 WD, I/O 233 WD, I/O 234 I/O 235 I/O 236 I/O 237 I/O 238 I/O 239 I/O 239 I/O 240 QCLKD, I/O 241 I/O 241 I/O | 219 | 1/0 |
| 222 GND 223 GND 224 VCCA 225 VCCI 226 I/O 227 CLKA, I/O 228 I/O 229 PRA, I/O 230 I/O 231 I/O 232 WD, I/O 233 WD, I/O 234 I/O 235 I/O 236 I/O 237 I/O 238 I/O 238 I/O 239 I/O 240 QCLKD, I/O 241 I/O 241 I/O | 220 | CLKB, I/O |
| 223 GND 224 VCCA 225 VCCI 226 I/O 227 CLKA, I/O 228 I/O 229 PRA, I/O 230 I/O 231 I/O 232 WD, I/O 233 WD, I/O 234 I/O 235 I/O 236 I/O 237 I/O 238 I/O 238 I/O 239 I/O 240 QCLKD, I/O 241 I/O 241 I/O | 221 | 1/0 |
| 224 VCCA 225 VCCI 226 I/O 227 CLKA, I/O 228 I/O 229 PRA, I/O 230 I/O 231 I/O 232 WD, I/O 233 WD, I/O 234 I/O 235 I/O 236 I/O 237 I/O 238 I/O 239 I/O 240 QCLKD, I/O 241 I/O 242 WD, I/O | 222 | GND |
| 225 VCCI 226 I/O 227 CLKA, I/O 228 I/O 229 PRA, I/O 230 I/O 231 I/O 232 WD, I/O 233 WD, I/O 234 I/O 235 I/O 236 I/O 237 I/O 238 I/O 239 I/O 240 QCLKD, I/O 241 I/O 242 WD, I/O | 223 | GND |
| 226 I/O 227 CLKA, I/O 228 I/O 229 PRA, I/O 230 I/O 231 I/O 232 WD, I/O 233 WD, I/O 234 I/O 235 I/O 236 I/O 237 I/O 238 I/O 239 I/O 240 QCLKD, I/O 241 I/O 242 WD, I/O | 224 | VCCA |
| 227 CLKA, I/O 228 I/O 229 PRA, I/O 230 I/O 231 I/O 232 WD, I/O 233 WD, I/O 234 I/O 235 I/O 236 I/O 237 I/O 238 I/O 239 I/O 240 QCLKD, I/O 241 I/O 242 WD, I/O | 225 | VCCI |
| 228 I/O 229 PRA, I/O 230 I/O 231 I/O 232 WD, I/O 233 WD, I/O 234 I/O 235 I/O 236 I/O 237 I/O 238 I/O 239 I/O 240 QCLKD, I/O 241 I/O 242 WD, I/O | 226 | 1/0 |
| 229 PRA, I/O 230 I/O 231 I/O 232 WD, I/O 233 WD, I/O 234 I/O 235 I/O 236 I/O 237 I/O 238 I/O 239 I/O 240 QCLKD, I/O 241 I/O 242 WD, I/O | 227 | CLKA, I/O |
| 230 I/O 231 I/O 232 WD, I/O 233 WD, I/O 234 I/O 235 I/O 236 I/O 237 I/O 238 I/O 239 I/O 240 QCLKD, I/O 241 I/O 242 WD, I/O | 228 | 1/0 |
| 231 I/O 232 WD, I/O 233 WD, I/O 234 I/O 235 I/O 236 I/O 237 I/O 238 I/O 239 I/O 240 QCLKD, I/O 241 I/O 242 WD, I/O | 229 | PRA, I/O |
| 232 WD, I/O 233 WD, I/O 234 I/O 235 I/O 236 I/O 237 I/O 238 I/O 239 I/O 240 QCLKD, I/O 241 I/O 242 WD, I/O | 230 | 1/0 |
| 233 WD, I/O 234 I/O 235 I/O 236 I/O 237 I/O 238 I/O 239 I/O 240 QCLKD, I/O 241 I/O 242 WD, I/O | 231 | 1/0 |
| 234 I/O 235 I/O 236 I/O 237 I/O 238 I/O 239 I/O 240 QCLKD, I/O 241 I/O 242 WD, I/O | 232 | WD, I/O |
| 235 I/O 236 I/O 237 I/O 238 I/O 239 I/O 240 QCLKD, I/O 241 I/O 242 WD, I/O | 233 | WD, I/O |
| 236 I/O 237 I/O 238 I/O 239 I/O 240 QCLKD, I/O 241 I/O 242 WD, I/O | 234 | 1/0 |
| 237 I/O 238 I/O 239 I/O 240 QCLKD, I/O 241 I/O 242 WD, I/O | 235 | 1/0 |
| 238 I/O 239 I/O 240 QCLKD, I/O 241 I/O 242 WD, I/O | 236 | 1/0 |
| 239 I/O 240 QCLKD, I/O 241 I/O 242 WD, I/O | 237 | 1/0 |
| 240 QCLKD, I/O 241 I/O 242 WD, I/O | 238 | 1/0 |
| 241 I/O 242 WD, I/O | 239 | 1/0 |
| 242 WD, I/O | 240 | QCLKD, I/O |
| | 241 | 1/0 |
| 243 GND | 242 | WD, I/O |
| | 243 | GND |

Table 62 • CQ172

| 21 | 1/0 |
|----|--------|
| 22 | GND |
| 23 | VCCI |
| 24 | VSV |
| 25 | 1/0 |
| 26 | 1/0 |
| 27 | VCC |
| 28 | 1/0 |
| 29 | 1/0 |
| 30 | 1/0 |
| 31 | 1/0 |
| 32 | GND |
| 33 | 1/0 |
| 34 | 1/0 |
| 35 | 1/0 |
| 36 | 1/0 |
| 37 | GND |
| 38 | 1/0 |
| 39 | 1/0 |
| 40 | 1/0 |
| 41 | 1/0 |
| 42 | 1/0 |
| 43 | 1/0 |
| 44 | BININ |
| 45 | BINOUT |
| 46 | 1/0 |
| 47 | 1/0 |
| 48 | 1/0 |
| 49 | 1/0 |
| 50 | VCCI |
| 51 | 1/0 |
| 52 | 1/0 |
| 53 | 1/0 |
| 54 | 1/0 |
| 55 | GND |
| 56 | 1/0 |
| 57 | 1/0 |
| 58 | 1/0 |
| 59 | 1/0 |
| | |