

Welcome to E-XFL.COM

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

E·XFI

Details	
Product Status	Obsolete
Number of LABs/CLBs	-
Number of Logic Elements/Cells	-
Total RAM Bits	-
Number of I/O	69
Number of Gates	6000
Voltage - Supply	3V ~ 3.6V, 4.5V ~ 5.5V
Mounting Type	Surface Mount
Operating Temperature	-55°C ~ 125°C (TC)
Package / Case	84-LCC (J-Lead)
Supplier Device Package	84-PLCC (29.31x29.31)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/a40mx04-pl84m

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Power Matters."

Microsemi Corporate Headquarters One Enterprise, Aliso Viejo, CA 92656 USA Within the USA: +1 (800) 713-4113 Outside the USA: +1 (949) 380-6100 Fax: +1 (949) 215-4996 Email: sales.support@microsemi.com www.microsemi.com

© 2016 Microsemi Corporation. All rights reserved. Microsemi and the Microsemi logo are trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners. Microsemi makes no warranty, representation, or guarantee regarding the information contained herein or the suitability of its products and services for any particular purpose, nor does Microsemi assume any liability whatsoever arising out of the application or use of any product or circuit. The products sold hereunder and any other products sold by Microsemi have been subject to limited testing and should not be used in conjunction with mission-critical equipment or applications. Any performance specifications are believed to be reliable but are not verified, and Buyer must conduct and complete all performance and other testing of the products, alone and together with, or installed in, any end-products. Buyer shall not rely on any data and performance specifications or parameters provided by Microsemi. It is the Buyer's responsibility to independently determine suitability of any products and to test and verify the same. The information provided by Microsemi hereunder is provided "as is, where is" and with all faults, and the entire risk associated with such information is entirely with the Buyer. Microsemi does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other IP rights, whether with regard to such information itself or anything described by such information. Information provided in this document or to any products and services at any time without notice.

#### About Microsemi

Microsemi Corporation (Nasdaq: MSCC) offers a comprehensive portfolio of semiconductor and system solutions for aerospace & defense, communications, data center and industrial markets. Products include high-performance and radiation-hardened analog mixed-signal integrated circuits, FPGAs, SoCs and ASICs; power management products; timing and synchronization devices and precise time solutions, setting the world's standard for time; voice processing devices; RF solutions; discrete components; enterprise storage and communication solutions, security technologies and scalable anti-tamper products; Ethernet solutions; Power-over-Ethernet ICs and midspans; as well as custom design capabilities and services. Microsemi is headquartered in Aliso Viejo, California, and has approximately 4,800 employees globally. Learn more at www.microsemi.com.



- The Transient Current, page 13 is new (SAR 36930).
- Package names were revised according to standards established in *Package Mechanical Drawings* (SAR 34774)

# 1.7 Revision 9.0

The following is a summary of the changes in revision 9.0 of this document

In Table 20, page 23, the limits in VI were changed from -0.5 to VCCI + 0.5 to -0.5 to VCCA + 0.5

In Table 22, page 25, V<sub>OH</sub> was changed from 3.7 to 2.4 for the min in industrial and military. V<sub>IH</sub> had V<sub>CCI</sub> and that was changed to VCCA

# 1.8 Revision 6.0

The following is a summary of the changes in revision 6.0 of this document.

- The Ease of Integration, page 1 was updated
- The Temperature Grade Offerings, page 5 is new
- The Speed Grade Offerings, page 5 is new
- The General Description, page 6 was updated
- The MultiPlex I/O Modules, page 11 was updated
- The User Security, page 12 was updated
- Table 6, page 13 was updated
- The Power Dissipation, page 14 was updated.
- The Static Power Component, page 14 was updated
- The Equivalent Capacitance, page 15 was updated
- Figure 13, page 17 was updated
- Table 10, page 18 was updated.
- Figure 14, page 18 was updated.
- Table 11, page 19 was updated.



# 2 40MX and 42MX FPGA Families

## 2.1 Features

The following sections list out various features of the 40MX and 42MX FPGA family devices.

## 2.1.1 High Capacity

- Single-Chip ASIC Alternative
- 3,000 to 54,000 System Gates
- Up to 2.5 kbits Configurable Dual-Port SRAM
- Fast Wide-Decode Circuitry
- Up to 202 User-Programmable I/O Pins

### 2.1.2 High Performance

- 5.6 ns Clock-to-Out
  - 250 MHz Performance
  - 5 ns Dual-Port SRAM Access
  - 100 MHz FIFOs
  - 7.5 ns 35-Bit Address Decode

## 2.1.3 HiRel Features

- Commercial, Industrial, Automotive, and Military Temperature Plastic Packages
- Commercial, Military Temperature, and MIL-STD-883 Ceramic Packages
- QML Certification
- Ceramic Devices Available to DSCC SMD

## 2.1.4 Ease of Integration

- Mixed-Voltage Operation (5.0 V or 3.3 V for core and I/Os), with PCI-Compliant I/Os
- Up to 100% Resource Utilization and 100% Pin Locking
- Deterministic, User-Controllable Timing
- Unique In-System Diagnostic and Verification Capability with Silicon Explorer II

# Low Power Consumption IEEE Standard 1149.1 (JTAG) Boundary Scan Testing

## 2.2 **Product Profile**

The following table gives the features of the products.

### Table 1 • Product profile

Device	A40MX02	A40MX04	A42MX09	A42MX16	A42MX24	A42MX36
Capacity						
System Gates	3,000	6,000	14,000	24,000	36,000	54,000
SRAM Bits	-	-	_	-	_	2,560
Logic Modules						
Sequential	_	_	348	624	954	1,230
Combinatorial	295	547	336	608	912	1,184
Decode	-	-	_	-	24	24
Clock-to-Out	9.5 ns	9.5 ns	5.6 ns	6.1 ns	6.1 ns	6.3 ns
SRAM Modules						
(64x4 or 32x8)	_	-	_	_	_	10
Dedicated Flip-Flops	_	_	348	624	954	1,230



# 3 40MX and 42MX FPGAs

# 3.1 General Description

Microsemi's 40MX and 42MX families offer a cost-effective design solution at 5V. The MX devices are single-chip solutions and provide high performance while shortening the system design and development cycle. MX devices can integrate and consolidate logic implemented in multiple PALs, CPLDs, and FPGAs. Example applications include high-speed controllers and address decoding, peripheral bus interfaces, DSP, and co-processor functions.

The MX device architecture is based on Microsemi's patented antifuse technology implemented in a 0.45µm triple-metal CMOS process. With capacities ranging from 3,000 to 54,000 system gates, the MX devices provide performance up to 250 MHz, are live on power-up and have one-fifth the standby power consumption of comparable FPGAs. MX FPGAs provide up to 202 user I/Os and are available in a wide variety of packages and speed grades.

A42MX24 and A42MX36 devices also feature multiPlex I/Os, which support mixed-voltage systems, enable programmable PCI, deliver high-performance operation at both 5.0V and 3.3V, and provide a low-power mode. The devices are fully compliant with the PCI local bus specification (version 2.1). They deliver 200 MHz on-chip operation and 6.1 ns clock-to-output performance.

The 42MX24 and 42MX36 devices include system-level features such as IEEE Standard 1149.1 (JTAG) Boundary Scan Testing and fast wide-decode modules. In addition, the A42MX36 device offers dual-port SRAM for implementing fast FIFOs, LIFOs, and temporary data storage. The storage elements can efficiently address applications requiring wide data path manipulation and can perform transformation functions such as those required for telecommunications, networking, and DSP.

All MX devices are fully tested over automotive and military temperature ranges. In addition, the largest member of the family, the A42MX36, is available in both CQ208 and CQ256 ceramic packages screened to MIL-STD-883 levels. For easy prototyping and conversion from plastic to ceramic, the CQ208 and PQ208 devices are pin-compatible.

# 3.2 MX Architectural Overview

The MX devices are composed of fine-grained building blocks that enable fast, efficient logic designs. All devices within these families are composed of logic modules, I/O modules, routing resources and clock networks, which are the building blocks for fast logic designs. In addition, the A42MX36 device contains embedded dual-port SRAM modules, which are optimized for high-speed data path functions such as FIFOs, LIFOs and scratch pad memory. A42MX24 and A42MX36 also contain wide-decode modules.


## 3.2.1 Logic Modules

The 40MX logic module is an eight-input, one-output logic circuit designed to implement a wide range of logic functions with efficient use of interconnect routing resources.(see the following figure).


The logic module can implement the four basic logic functions (NAND, AND, OR and NOR) in gates of two, three, or four inputs. The logic module can also implement a variety of D-latches, exclusivity functions, AND-ORs and OR-ANDs. No dedicated hard-wired latches or flip-flops are required in the array; latches and flip-flops can be constructed from logic modules whenever required in the application.



#### Figure 8 • Clock Networks of 42MX Devices



### Figure 9 • Quadrant Clock Network of A42MX36 Devices



Note: \*QCLK1IN, QCLK2IN, QCLK3IN, and QCLK4IN are internally-generated signals.

## 3.2.5 MultiPlex I/O Modules

42MX devices feature Multiplex I/Os and support 5.0 V, 3.3 V, and mixed 3.3 V/5.0 V operations.

The MultiPlex I/O modules provide the interface between the device pins and the logic array. Figure 10, page 12 is a block diagram of the 42MX I/O module. A variety of user functions, determined by a library macro selection, can be implemented in the module. (See the *Antifuse Macro Library Guide* for more information.) All 42MX I/O modules contain tristate buffers, with input and output latches that can be configured for input, output, or bidirectional operation.

All 42MX devices contain flexible I/O structures, where each output pin has a dedicated output-enable control (Figure 10, page 12). The I/O module can be used to latch input or output data, or both, providing fast set-up time. In addition, the Designer software tools can build a D-type flip-flop using a C-module combined with an I/O module to register input and output signals. See the *Antifuse Macro Library Guide* for more details.

A42MX24 and A42MX36 devices also offer selectable PCI output drives, enabling 100% compliance with version 2.1 of the PCI specification. For low-power systems, all inputs and outputs are turned off to reduce current consumption to below 500  $\mu$ A.

To achieve 5.0 V or 3.3 V PCI-compliant output drives on A42MX24 and A42MX36 devices, a chip-wide PCI fuse is programmed via the Device Selection Wizard in the Designer software (Figure 11, page 12). When the PCI fuse is not programmed, the output drive is standard.



 $f_{\alpha 2}$  = Average second routed array clock rate in MHz)

Device Type	r1 routed_Clk1	r2 routed_Clk2
A40MX02	41.4	N/A
A40MX04	68.6	N/A
A42MX09	118	118
A42MX16	165	165
A42MX24	185	185
A42MX36	220	220

 Table 7 •
 Fixed Capacitance Values for MX FPGAs (pF)

## 3.4.6 Test Circuitry and Silicon Explorer II Probe

MX devices contain probing circuitry that provides built-in access to every node in a design, via the use of Silicon Explorer II. Silicon Explorer II is an integrated hardware and software solution that, in conjunction with the Designer software, allow users to examine any of the internal nets of the device while it is operating in a prototyping or a production system. The user can probe into an MX device without changing the placement and routing of the design and without using any additional resources. Silicon Explorer II's noninvasive method does not alter timing or loading effects, thus shortening the debug cycle and providing a true representation of the device under actual functional situations.

Silicon Explorer II samples data at 100 MHz (asynchronous) or 66 MHz (synchronous). Silicon Explorer II attaches to a PC's standard COM port, turning the PC into a fully functional 18-channel logic analyzer. Silicon Explorer II allows designers to complete the design verification process at their desks and reduces verification time from several hours per cycle to a few seconds.


Silicon Explorer II is used to control the MODE, DCLK, SDI and SDO pins in MX devices to select the desired nets for debugging. The user simply assigns the selected internal nets in the Silicon Explorer II software to the PRA/PRB output pins for observation. Probing functionality is activated when the MODE pin is held HIGH.

Figure 12, page 16 illustrates the interconnection between Silicon Explorer II and 40MX devices, while Figure 13, page 17 illustrates the interconnection between Silicon Explorer II and 42MX devices

To allow for probing capabilities, the security fuses must not be programmed. (See User Security, page 12 for the security fuses of 40MX and 42MX devices). Table 8, page 17 summarizes the possible device configurations for probing.

PRA and PRB pins are dual-purpose pins. When the "Reserve Probe Pin" is checked in the Designer software, PRA and PRB pins are reserved as dedicated outputs for probing. If PRA and PRB pins are required as user I/Os to achieve successful layout and "Reserve Probe Pin" is checked, the layout tool will override the option and place user I/Os on PRA and PRB pins.

### Figure 12 • Silicon Explorer II Setup with 40MX





Additionally, the back-annotation flow is compatible with all the major simulators and the simulation results can be cross-probed with Silicon Explorer II, Microsemi's integrated verification and logic analysis tool. Another tool included in the Libero software is the SmartGen macro builder, which easily creates popular and commonly used logic functions for implementation into your schematic or HDL design.

Microsemi's Libero software is compatible with the most popular FPGA design entry and verification tools from companies such as Mentor Graphics, Synopsys, and Cadence design systems.

See the Libero IDE web content at www.microsemi.com/soc/products/software/libero/default.aspx for further information on licensing and current operating system support.

## 3.6 Related Documents

The following sections give the list of related documents which can be refered for this datasheet.

## 3.6.1 Application Notes

- AC278: BSDL Files Format Description
- AC225: Programming Antifuse Devices
- AC168: Implementation of Security in Microsemi Antifuse FPGAs

## 3.6.2 User Guides and Manuals

- Antifuse Macro Library Guide
- Silicon Sculptor Programmers User Guide

## 3.6.3 Miscellaneous

Libero IDE Flow Diagram

# 3.7 5.0 V Operating Conditions

The following tables show 5.0 V operating conditions.

#### Table 12 • Absolute Maximum Ratings for 40MX Devices\*

Symbol	Parameter	Limits	Units
VCC	DC Supply Voltage	-0.5 to +7.0	V
VI	Input Voltage	-0.5 to VCC+0.5	V
VO	Output Voltage	-0.5 to VCC+0.5	V
t <sub>STG</sub>	Storage Temperature	-65 to +150	°C

**Note:** \*Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum rated conditions for extended periods may affect device reliability. Devices should not be operated outside the recommended operating conditions.

#### Table 13 • Absolute Maximum Ratings for 42MX Devices\*

Symbol	Parameter	Limits	Units
VCCI	DC Supply Voltage for I/Os	-0.5 to +7.0	V
VCCA	DC Supply Voltage for Array	-0.5 to +7.0	V
VI	Input Voltage	-0.5 to VCCI+0.5	V
VO	Output Voltage	-0.5 to VCCI+0.5	V
t <sub>STG</sub>	Storage Temperature	-65 to +150	°C



reliability. Devices should not be operated outside the recommended operating conditions.

 Table 21 •
 Recommended Operating Conditions

Parameter	Commercial	Industrial	Military	Units
Temperature Range*	0 to +70	-40 to +85	-55 to +125	°C
VCCA	4.75 to 5.25	4.5 to 5.5	4.5 to 5.5	V
VCCI	3.14 to 3.47	3.0 to 3.6	3.0 to 3.6	V

Note: \*Ambient temperature  $(T_A)$  is used for commercial and industrial grades; case temperature  $(T_C)$  is used for military grades.



## 3.9.1 Mixed 5.0V/3.3V Electrical Specifications

		Com	mercial	Com	mercial –F	Indu	strial	Milit	ary	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
VOH <sup>1</sup>	IOH = -10 mA	2.4		2.4						V
	IOH = -4 mA					2.4		2.4		V
VOL <sup>1</sup>	IOL = 10 mA		0.5		0.5					V
	IOL = 6 mA						0.4		0.4	V
VIL		-0.3	0.8	-0.3	0.8	-0.3	0.8	-0.3	0.8	V
VIH <sup>2</sup>		2.0	VCCA + 0.3	2.0	VCCA + 0.3	2.0	VCCA + 0.3	2.0	VCCA + 0.3	V
IL	VIN = 0.5 V		-10		-10		-10		-10	μA
IH	VIN = 2.7 V		-10		-10		-10		-10	μA
Input Transition Time, $T_R$ and $T_F$			500		500		500		500	ns
CIO I/O Capacitance			10		10		10		10	pF
Standby Current,	A42MX09		5		25		25		25	mA
ICC <sup>3</sup>	A42MX16		6		25		25		25	mA
	A42MX24, A42MX36		20		25		25		25	mA
Low Power Mode Standby Current			0.5		ICC - 5.0		ICC - 5.0		ICC - 5.0	mA

### Table 22 • Mixed 5.0V/3.3V Electrical Specifications

IIO I/O source sink Can be derived from the *IBIS model* (http://www.microsemi.com/soc/techdocs/models/ibis.html) current

1. Only one output tested at a time. VCCI = min.

2. VIH(Min) is 2.4V for A42MX36 family. This applies only to VCCI of 5V and is not applicable to VCCI of 3.3V

3. All outputs unloaded. All inputs = VCCI or GND

# 3.9.2 Output Drive Characteristics for 5.0 V PCI Signaling

MX PCI device I/O drivers were designed specifically for high-performance PCI systems. Figure 16, page 28 shows the typical output drive characteristics of the MX devices. MX output drivers are compliant with the PCI Local Bus Specification.

### Table 23 • DC Specification (5.0 V PCI Signaling)<sup>1</sup>

			PCI		MX		
Symbol	Parameter	Condition	Min.	Max.	Min.	Max.	Units
VCCI	Supply Voltage for I/Os		4.75	5.25	4.75	5.25 <sup>2</sup>	V
VIH <sup>3</sup>	Input High Voltage		2.0	VCC + 0.5	2.0	VCCI + 0.3	V
VIL	Input Low Voltage		-0.5	0.8	-0.3	0.8	V
IIH	Input High Leakage Current	VIN = 2.7 V		70	—	10	μA
IIL	Input Low Leakage Current	VIN=0.5 V		-70	—	-10	μA
VOH	Output High Voltage	IOUT = -2 mA IOUT = -6 mA	2.4		3.84		V
VOL	Output Low Voltage	IOUT = 3 mA, 6 mA		0.55	_	0.33	V



# Table 35 •A40MX02 Timing Characteristics (Nominal 3.3 V Operation) (continued)<br/>(Worst-Case Commercial Conditions, VCC = 3.0 V, T<sub>J</sub> = $70^{\circ}$ C)

			–3 Sp	beed	–2 Sp	beed	–1 Sp	beed	Std S	Speed	–F S	peed	
Paramet	ter / Description		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
t <sub>P</sub>	Minimum Period	FO = 16	6.5		7.5		8.5		10.1		14.1		ns
		FO = 128	6.8		7.8		8.9		10.4		14.6		
f <sub>MAX</sub>	Maximum	FO = 16		113		105		96		83		50	MHz
	Frequency	FO = 128		109		101		92		80		48	
TTL Out	put Module Timing <sup>4</sup>												
t <sub>DLH</sub>	Data-to-Pad HIGH			4.7		5.4		6.1		7.2		10.0	ns
t <sub>DHL</sub>	Data-to-Pad LOW			5.6		6.4		7.3		8.6		12.0	ns
t <sub>ENZH</sub>	Enable Pad Z to H	IGH		5.2		6.0		6.8		8.1		11.3	ns
t <sub>ENZL</sub>	Enable Pad Z to LO	WC		6.6		7.6		8.6		10.1		14.1	ns
t <sub>ENHZ</sub>	Enable Pad HIGH	to Z		11.1		12.8		14.5		17.1		23.9	ns
t <sub>ENLZ</sub>	Enable Pad LOW t	o Z		8.2		9.5		10.7		12.6		17.7	ns
d <sub>TLH</sub>	Delta LOW to HIG	4		0.03		0.03		0.04		0.04		0.06	ns/pF
d <sub>THL</sub>	Delta HIGH to LOV	V		0.04		0.04		0.05		0.06		0.08	ns/pF



# Table 40 •A42MX16 Timing Characteristics (Nominal 5.0 V Operation) (continued) (Worst-Case Commercial<br/>Conditions, VCCA = 4.75 V, T<sub>J</sub> = 70°C)

			–3 S	peed	–2 Sj	beed	–1 Sp	beed	Std S	peed	–F Sp	beed	
Parame	ter / Description		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
t <sub>PWL</sub>	Minimum Pulse Width LOW	FO = 32 FO = 384	3.2 3.7		3.5 4.1		4.0 4.6		4.7 5.4		6.6 7.6		ns ns
t <sub>CKSW</sub>	Maximum Skew	FO = 32 FO = 384		0.3 0.3		0.4 0.4		0.4 0.4		0.5 0.5		0.7 0.7	ns ns
t <sub>SUEXT</sub>	Input Latch External Set-Up	FO = 32 FO = 384	0.0 0.0		0.0 0.0		0.0 0.0		0.0 0.0		0.0 0.0		ns ns
t <sub>HEXT</sub>	Input Latch External Hold	FO = 32 FO = 384	2.8 3.2		3.1 3.5		5.5 4.0		4.1 4.7		5.7 6.6		ns ns
t <sub>P</sub>	Minimum Period	FO = 32 FO = 384	4.2 4.6		4.67 5.1		5.1 5.6		5.8 6.4		9.7 10.7		ns ns
f <sub>MAX</sub>	Maximum Frequency	FO = 32 FO = 384		237 215		215 195		198 179		172 156		103 94	MHz MHz



# Table 40 •A42MX16 Timing Characteristics (Nominal 5.0 V Operation) (continued) (Worst-Case Commercial<br/>Conditions, VCCA = 4.75 V, T<sub>J</sub> = 70°C)


		-3 Speed	-2 Speed	-1 Speed	Std Speed	-F Speed	
Parame	eter / Description	Min. Max.	Units				
TTL Ou	tput Module Timing <sup>4</sup>						
t <sub>DLH</sub>	Data-to-Pad HIGH	2.5	2.8	3.2	3.7	5.2	ns
t <sub>DHL</sub>	Data-to-Pad LOW	3.0	3.3	3.7	4.4	6.1	ns
t <sub>ENZH</sub>	Enable Pad Z to HIGH	2.7	3.0	3.4	4.0	5.6	ns
t <sub>ENZL</sub>	Enable Pad Z to LOW	3.0	3.3	3.8	4.4	6.2	ns
t <sub>ENHZ</sub>	Enable Pad HIGH to Z	5.4	6.0	6.8	8.0	11.2	ns
t <sub>ENLZ</sub>	Enable Pad LOW to Z	5.0	5.6	6.3	7.4	10.4	ns
t <sub>GLH</sub>	G-to-Pad HIGH	2.9	3.2	3.6	4.3	6.0	ns
t <sub>GHL</sub>	G-to-Pad LOW	2.9	3.2	3.6	4.3	6.0	ns
t <sub>LCO</sub>	I/O Latch Clock-to-Out (Pad-to-Pad), 64 Clock Loading	5.7	6.3	7.1	8.4	11.9	ns
t <sub>ACO</sub>	Array Clock-to-Out (Pad-to-Pad), 64 Clock Loading	8.0	8.9	10.1	11.9	16.7	ns
d <sub>TLH</sub>	Capacitive Loading, LOW to HIGH	0.03	0.03	0.03	0.04	0.06	ns/pF
d <sub>THL</sub>	Capacitive Loading, HIGH to LOW	0.04	0.04	0.04	0.05	0.07	ns/pF



# 4 Package Pin Assignments

The following figures and tables give the details of the package pin assignments.

Figure 38 • PL44



### Table 47 • PL44

PL44		
Pin Number	A40MX02 Function	A40MX04 Function
1	I/O	I/O
2	I/O	I/O
3	VCC	VCC
4	I/O	I/O
5	I/O	I/O
6	I/O	I/O
7	I/O	I/O
8	I/O	I/O
9	I/O	I/O
10	GND	GND
11	I/O	I/O
12	I/O	I/O
13	I/O	I/O
14	VCC	VCC
15	I/O	I/O
16	VCC	VCC
17	I/O	I/O
18	I/O	I/O
19	I/O	I/O
20	I/O	I/O



#### Table 49 • PL84

PL84				
Pin Number	A40MX04 Function	A42MX09 Function	A42MX16 Function	A42MX24 Function
47	I/O	I/O	I/O	WD, I/O
48	I/O	I/O	I/O	I/O
49	I/O	GND	GND	GND
50	I/O	I/O	I/O	WD, I/O
51	I/O	I/O	I/O	WD, I/O
52	I/O	SDO, I/O	SDO, I/O	SDO, TDO, I/O
53	I/O	I/O	I/O	I/O
54	I/O	I/O	I/O	I/O
55	I/O	I/O	I/O	I/O
56	I/O	I/O	I/O	I/O
57	I/O	I/O	I/O	I/O
58	I/O	I/O	I/O	I/O
59	I/O	I/O	I/O	I/O
60	GND	I/O	I/O	I/O
61	GND	I/O	I/O	I/O
62	I/O	I/O	I/O	TCK, I/O
63	I/O	LP	LP	LP
64	CLK, I/O	VCCA	VCCA	VCCA
65	I/O	VCCI	VCCI	VCCI
66	MODE	I/O	I/O	I/O
67	VCC	I/O	I/O	I/O
68	VCC	I/O	I/O	I/O
69	I/O	I/O	I/O	I/O
70	I/O	GND	GND	GND
71	I/O	I/O	I/O	I/O
72	SDI, I/O	I/O	I/O	I/O
73	DCLK, I/O	I/O	I/O	I/O
74	PRA, I/O	I/O	I/O	I/O
75	PRB, I/O	I/O	I/O	I/O
76	I/O	SDI, I/O	SDI, I/O	SDI, I/O
77	I/O	I/O	I/O	I/O
78	I/O	I/O	I/O	WD, I/O
79	I/O	I/O	I/O	WD, I/O
80	I/O	I/O	I/O	WD, I/O
81	I/O	PRA, I/O	PRA, I/O	PRA, I/O
82	GND	I/O	I/O	I/O
83	I/O	CLKA, I/O	CLKA, I/O	CLKA, I/O




#### Table 51 • PQ144

Pin Number         A42MX09 Function           117         GNDI           118         NC           119         I/O           120         I/O           121         I/O           122         I/O           123         PROBA           124         I/O           125         CLKA           126         VCC           127         VCCI           128         NC           129         I/O           130         CLKB           131         I/O           132         PROBB           133         I/O           134         I/O           135         I/O           136         GND           137         GNDI           138         NC           139         I/O           141         I/O           142         I/O	PQ144	
118         NC           119         I/O           120         I/O           121         I/O           122         I/O           123         PROBA           124         I/O           125         CLKA           126         VCC           127         VCCI           128         NC           129         I/O           130         CLKB           131         I/O           132         PROBB           133         I/O           134         I/O           135         I/O           136         GND           137         GNDI           138         NC           139         I/O           140         I/O           142         I/O	Pin Number	A42MX09 Function
119       I/O         120       I/O         121       I/O         122       I/O         123       PROBA         124       I/O         125       CLKA         126       VCC         127       VCCI         128       NC         129       I/O         130       CLKB         131       I/O         132       PROBB         133       I/O         134       I/O         135       I/O         136       GND         137       GNDI         138       NC         139       I/O         140       I/O         141       I/O	117	GNDI
120       I/O         121       I/O         122       I/O         123       PROBA         124       I/O         125       CLKA         126       VCC         127       VCCI         128       NC         129       I/O         130       CLKB         131       I/O         132       PROBB         133       I/O         134       I/O         135       I/O         136       GND         137       GNDI         138       NC         139       I/O         140       I/O         142       I/O	118	NC
121       I/O         122       I/O         123       PROBA         124       I/O         125       CLKA         126       VCC         127       VCCI         128       NC         129       I/O         130       CLKB         131       I/O         132       PROBB         133       I/O         134       I/O         135       I/O         136       GND         137       GNDI         138       NC         139       I/O         140       I/O         141       I/O         142       I/O	119	I/O
122       I/O         123       PROBA         124       I/O         125       CLKA         126       VCC         127       VCCI         128       NC         129       I/O         130       CLKB         131       I/O         132       PROBB         133       I/O         134       I/O         135       I/O         136       GND         137       GNDI         138       NC         139       I/O         140       I/O         141       I/O         142       I/O	120	I/O
123       PROBA         124       I/O         125       CLKA         126       VCC         127       VCCI         128       NC         129       I/O         130       CLKB         131       I/O         132       PROBB         133       I/O         134       I/O         135       I/O         136       GND         137       GNDI         138       NC         139       I/O         140       I/O         141       I/O         142       I/O	121	I/O
124       I/O         125       CLKA         126       VCC         127       VCCI         128       NC         129       I/O         130       CLKB         131       I/O         132       PROBB         133       I/O         134       I/O         135       I/O         136       GND         137       GNDI         138       NC         139       I/O         140       I/O         141       I/O         142       I/O	122	I/O
125       CLKA         126       VCC         127       VCCI         128       NC         129       I/O         130       CLKB         131       I/O         132       PROBB         133       I/O         134       I/O         135       I/O         138       NC         139       I/O         140       I/O         141       I/O         142       I/O	123	PROBA
126       VCC         127       VCCI         128       NC         129       I/O         130       CLKB         131       I/O         132       PROBB         133       I/O         134       I/O         135       I/O         136       GND         137       GNDI         138       NC         139       I/O         140       I/O         141       I/O         142       I/O	124	I/O
127       VCCI         128       NC         129       I/O         130       CLKB         131       I/O         132       PROBB         133       I/O         134       I/O         135       I/O         136       GND         137       GNDI         138       NC         139       I/O         141       I/O         141       I/O	125	CLKA
128       NC         129       I/O         130       CLKB         131       I/O         132       PROBB         133       I/O         134       I/O         135       I/O         136       GND         137       GNDI         138       NC         139       I/O         141       I/O         142       I/O	126	VCC
129       I/O         130       CLKB         131       I/O         132       PROBB         133       I/O         134       I/O         135       I/O         136       GND         137       GNDI         138       NC         139       I/O         141       I/O         142       I/O	127	VCCI
130       CLKB         131       I/O         132       PROBB         133       I/O         134       I/O         135       I/O         136       GND         137       GNDI         138       NC         139       I/O         141       I/O         142       I/O	128	NC
131       I/O         132       PROBB         133       I/O         134       I/O         135       I/O         136       GND         137       GNDI         138       NC         139       I/O         140       I/O         141       I/O         142       I/O	129	I/O
132       PROBB         133       I/O         134       I/O         135       I/O         136       GND         137       GNDI         138       NC         139       I/O         141       I/O         142       I/O	130	CLKB
133       I/O         134       I/O         135       I/O         136       GND         137       GNDI         138       NC         139       I/O         140       I/O         141       I/O         142       I/O	131	I/O
134       I/O         135       I/O         136       GND         137       GNDI         138       NC         139       I/O         140       I/O         141       I/O         142       I/O	132	PROBB
135     I/O       136     GND       137     GNDI       138     NC       139     I/O       140     I/O       141     I/O       142     I/O	133	I/O
136       GND         137       GNDI         138       NC         139       I/O         140       I/O         141       I/O         142       I/O	134	I/O
137         GNDI           138         NC           139         I/O           140         I/O           141         I/O           142         I/O	135	I/O
138         NC           139         I/O           140         I/O           141         I/O           142         I/O	136	GND
139         I/O           140         I/O           141         I/O           142         I/O	137	GNDI
140         I/O           141         I/O           142         I/O	138	NC
141         I/O           142         I/O	139	I/O
142 I/O	140	I/O
	141	I/O
143 I/O	142	I/O
	143	I/O
144 DCLK	144	DCLK



VQ100		
Pin Number	A42MX09 Function	A42MX16 Function
93	I/O	I/O
94	GND	GND
95	I/O	I/O
96	I/O	I/O
97	I/O	I/O
98	I/O	I/O
99	I/O	I/O
100	DCLK, I/O	DCLK, I/O

### Figure 48 • TQ176



#### Table 57 • TQ176

A42MX09 Function	A42MX16 Function	A42MX24 Function
GND	GND	GND
MODE	MODE	MODE
I/O	I/O	I/O
NC	NC	I/O
I/O	I/O	I/O
	GND MODE I/O I/O I/O I/O I/O NC	GND         GND           MODE         MODE           I/O         I/O           I/O         I/O



### Table 57 • TQ176

TQ176					
Pin Number	A42MX09 Function	A42MX16 Function	A42MX24 Function		
84	I/O	I/O	WD, I/O		
85	I/O	I/O	WD, I/O		
86	NC	I/O	I/O		
87	SDO, I/O	SDO, I/O	SDO, TDO, I/O		
88	I/O	I/O	I/O		
89	GND	GND	GND		
90	I/O	I/O	I/O		
91	I/O	I/O	I/O		
92	I/O	I/O	I/O		
93	I/O	I/O	I/O		
94	I/O	I/O	I/O		
95	I/O	I/O	I/O		
96	NC	I/O	I/O		
97	NC	I/O	I/O		
98	I/O	I/O	I/O		
99	I/O	I/O	I/O		
100	I/O	I/O	I/O		
101	NC	NC	I/O		
102	I/O	I/O	I/O		
103	NC	I/O	I/O		
104	I/O	I/O	I/O		
105	I/O	I/O	I/O		
106	GND	GND	GND		
107	NC	I/O	I/O		
108	NC	I/O	TCK, I/O		
109	LP	LP	LP		
110	VCCA	VCCA	VCCA		
111	GND	GND	GND		
112	VCCI	VCCI	VCCI		
113	VCCA	VCCA	VCCA		
114	NC	I/O	I/O		
115	NC	I/O	I/O		
116	NC	VCCA	VCCA		
117	I/O	I/O	I/O		
118	I/O	I/O	I/O		
119	I/O	I/O	I/O		
120	I/O	I/O	I/O		



CQ208	
Pin Number	A42MX36 Function
111	I/O
112	I/O
113	I/O
114	I/O
115	I/O
116	I/O
117	I/O
118	I/O
119	I/O
120	I/O
121	I/O
122	I/O
123	I/O
124	I/O
125	I/O
126	GND
127	I/O
128	TCK, I/O
129	LP
130	VCCA
131	GND
132	VCCI
133	VCCA
134	I/O
135	I/O
136	VCCA
137	I/O
138	I/O
139	I/O
140	I/O
141	I/O
142	I/O
143	I/O
144	I/O
145	I/O
146	I/O
147	I/O



244     WD, I/O       245     I/O       246     I/O       247     I/O       248     VCCI       249     I/O       250     WD, I/O       251     WD, I/O       252     I/O       253     SDI, I/O       254     I/O	CQ256	
245     I/O       246     I/O       247     I/O       248     VCCI       249     I/O       250     WD, I/O       251     WD, I/O       252     I/O       253     SDI, I/O       254     I/O	Pin Number	A42MX36 Function
246         I/O           247         I/O           248         VCCI           249         I/O           250         WD, I/O           251         WD, I/O           252         I/O           253         SDI, I/O           254         I/O	244	WD, I/O
247     I/O       248     VCCI       249     I/O       250     WD, I/O       251     WD, I/O       252     I/O       253     SDI, I/O       254     I/O	245	I/O
248         VCCI           249         I/O           250         WD, I/O           251         WD, I/O           252         I/O           253         SDI, I/O           254         I/O	246	I/O
249     I/O       250     WD, I/O       251     WD, I/O       252     I/O       253     SDI, I/O       254     I/O	247	I/O
250         WD, I/O           251         WD, I/O           252         I/O           253         SDI, I/O           254         I/O	248	VCCI
251     WD, I/O       252     I/O       253     SDI, I/O       254     I/O	249	I/O
252 I/O 253 SDI, I/O 254 I/O	250	WD, I/O
253 SDI, I/O 254 I/O	251	WD, I/O
254 I/O	252	I/O
	253	SDI, I/O
255 GND	254	I/O
	255	GND
256 NC	256	NC

## Figure 51 • BG272

-	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19 2	20
А	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	òγ.
в	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
С	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
D	0	0	~	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	0	~	Õ	~													0	~	~	0
F	0	0	~	~													Õ	~	0	<u> </u>
G	0	0	0	~				2	72-	Pin	PE	3G/	A				0	$\sim$	0	<u> </u>
H	~	0	$\sim$	$\sim$					$\sim$	0	$\sim$	$\sim$					0	0	0	
ĸ	0	~	0	-					0		õ						0	0	~	
Ľ	õ	õ	~	~					õ	~	õ	~					õ	õ	~	δL
м	õ	õ	õ	õ					ŏ	ŏ	ŏ	õ					õ	õ	õ	ŏΙ
N	Ō	Ō	Ō	Ō					-	-	-	-					Ō	Ō	Ō	οl
Р	0	0	0	0													0	0	0	0
R	0	0	0	0													0	0	0	0
т	0	0	0	0													0	0	0	0
U	0	0	0	0	0	~	~	0	~	~	~	~	~	~	~	~	~	0	~	0
V	0	ž	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	~	0	<u> </u>
W	0	0	0	0	~	~	~	~	0	~	~	~	~	~	~	0	0	Ő	~	
ΥĹ	$\overline{)}$	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 60 • BG27	2
-----------------	---

BG272							
Pin Number	A42MX36 Function						
A1	GND						
A2	GND						
A3	I/O						
A4	WD, I/O						
A5	I/O						



<i>Table 61</i> • PG132	
PG132	
Pin Number	A42MX09 Function
G12	VSV
F13	I/O
F12	I/O
F11	I/O
F10	I/O
E13	I/O
D13	I/O
D12	I/O
C13	I/O
B13	I/O
D11	I/O
C12	I/O
A13	I/O
C11	I/O
B12	SDI
B11	I/O
C10	I/O
A12	I/O
A11	I/O
B10	I/O
D8	I/O
A10	I/O
C8	I/O
A9	I/O
B8	PRBA
A8	I/O
B7	CLKA
A7	I/O
B6	CLKB
A6	I/O
C6	PRBB
A5	I/O
D6	I/O
A4	I/O
B4	I/O
A3	I/O
C4	I/O
-	· · ·