

Welcome to [E-XFL.COM](#)

[Understanding Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

Details

| | |
|--------------------------------|---|
| Product Status | Active |
| Number of LABs/CLBs | - |
| Number of Logic Elements/Cells | - |
| Total RAM Bits | - |
| Number of I/O | 34 |
| Number of Gates | 6000 |
| Voltage - Supply | 3V ~ 3.6V, 4.75V ~ 5.25V |
| Mounting Type | Surface Mount |
| Operating Temperature | 0°C ~ 70°C (TA) |
| Package / Case | 44-LCC (J-Lead) |
| Supplier Device Package | 44-PLCC (16.59x16.59) |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/a40mx04-plg44 |

3.8.1 3.3 V LVTTL Electrical Specifications

Table 19 • 3.3V LVTTL Electrical Specifications

| Symbol | Parameter | Commercial | | Commercial -F | | Industrial | | Military | | Units |
|--|---|-------------------|-------------|----------------------|-------------|-------------------|-------------|-----------------|-------------|--------------|
| | | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | |
| VOH ¹ | IOH = -4 mA | 2.15 | | 2.15 | | 2.4 | | 2.4 | | V |
| VOL ¹ | IOL = 6 mA | | 0.4 | | 0.4 | | 0.48 | | 0.48 | V |
| VIL | | -0.3 | 0.8 | -0.3 | 0.8 | -0.3 | 0.8 | -0.3 | 0.8 | V |
| VIH (40MX) | | 2.0 | VCC + 0.3 | 2.0 | VCC + 0.3 | 2.0 | VCC + 0.3 | 2.0 | VCC + 0.3 | V |
| VIH (42MX) | | 2.0 | VCCI + 0.3 | 2.0 | VCCI + 0.3 | 2.0 | VCCI + 0.3 | 2.0 | VCCI + 0.3 | V |
| IIL | | | -10 | | -10 | | -10 | | -10 | µA |
| IIH | | | -10 | | -10 | | -10 | | -10 | µA |
| Input Transition Time, T _R and T _F | | | 500 | | 500 | | 500 | | 500 | ns |
| C _{IO} I/O Capacitance | | | 10 | | 10 | | 10 | | 10 | pF |
| Standby Current, ICC ² | A40MX02, A40MX04 | 3 | | 25 | | 10 | | 25 | | mA |
| | A42MX09 | 5 | | 25 | | 25 | | 25 | | mA |
| | A42MX16 | 6 | | 25 | | 25 | | 25 | | mA |
| | A42MX24, A42MX36 | 15 | | 25 | | 25 | | 25 | | mA |
| Low-Power Mode Standby Current | 42MX devices only | 0.5 | | ICC - 5.0 | | ICC - 5.0 | | ICC - 5.0 | | mA |
| IIO, I/O source sink current | Can be derived from the <i>IB/S model</i> (http://www.microsemi.com/soc/techdocs/models/ibis.html) | | | | | | | | | |

1. Only one output tested at a time. VCC/VCCI = min.
2. All outputs unloaded. All inputs = VCC/VCCI or GND.

3.9 Mixed 5.0 V / 3.3 V Operating Conditions (for 42MX Devices Only)

Table 20 • Absolute Maximum Ratings*

| Symbol | Parameter | Limits | Units |
|------------------|-----------------------------|--------------------|--------------|
| VCCI | DC Supply Voltage for I/Os | -0.5 to +7.0 | V |
| VCCA | DC Supply Voltage for Array | -0.5 to +7.0 | V |
| VI | Input Voltage | -0.5 to VCCA + 0.5 | V |
| VO | Output Voltage | -0.5 to VCCI + 0.5 | V |
| t _{STG} | Storage Temperature | -65 to +150 | °C |

Note: *Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. Exposure to absolute maximum rated conditions for extended periods may affect device

Table 23 • DC Specification (5.0 V PCI Signaling)¹

| Symbol | Parameter | Condition | PCI | | MX | | Units |
|------------------|-----------------------|-----------|------|------|------|---------------------|-------|
| | | | Min. | Max. | Min. | Max. | |
| C _{IN} | Input Pin Capacitance | | | 10 | — | 10 | pF |
| C _{CLK} | CLK Pin Capacitance | | 5 | 12 | — | 10 | pF |
| L _{PIN} | Pin Inductance | | | 20 | — | < 8 nH ⁴ | nH |

1. PCI Local Bus Specification, Version 2.1, Section 4.2.1.1.

2. Maximum rating for VCCI –0.5 V to 7.0 V


3. VIH(Min) is 2.4V for A42MX36 family. This applies only to VCCI of 5V and is not applicable to VCCI of 3.3V.

4. Dependent upon the chosen package. PCI recommends QFP and BGA packaging to reduce pin inductance and capacitance.

Table 24 • AC Specifications (5.0V PCI Signaling)*

| Symbol | Parameter | Condition | PCI | | MX | | Units |
|----------|-----------------------|---------------------|-----------------------|------|------|------|-------|
| | | | Min. | Max. | Min. | Max. | |
| ICL | Low Clamp Current | –5 < VIN ≤ –1 | –25 + (VIN +1) /0.015 | | –60 | –10 | mA |
| Slew (r) | Output Rise Slew Rate | 0.4 V to 2.4 V load | 1 | | 5 | 1.8 | 2.8 |
| Slew (f) | Output Fall Slew Rate | 2.4 V to 0.4 V load | 1 | | 5 | 2.8 | 4.3 |
| | | | | | V/ns | V/ns | |

Note: *PCI Local Bus Specification, Version 2.1, Section 4.2.1.2.

Figure 33 • 42MX SRAM Asynchronous Read Operation—Type 2 (Write Address Controlled)

3.10.7 Predictable Performance: Tight Delay Distributions

Propagation delay between logic modules depends on the resistive and capacitive loading of the routing tracks, the interconnect elements, and the module inputs being driven. Propagation delay increases as the length of routing tracks, the number of interconnect elements, or the number of inputs increases.

From a design perspective, the propagation delay can be statistically correlated or modeled by the fanout (number of loads) driven by a module. Higher fanout usually requires some paths to have longer routing tracks.

The MX FPGAs deliver a tight fanout delay distribution, which is achieved in two ways: by decreasing the delay of the interconnect elements and by decreasing the number of interconnect elements per path.

Microsemi's patented antifuse offers a very low resistive/capacitive interconnect. The antifuses, fabricated in 0.45 µm lithography, offer nominal levels of 100 Ω resistance and 7.0 fF capacitance per antifuse.

MX fanout distribution is also tight due to the low number of antifuses required for each interconnect path. The proprietary architecture limits the number of antifuses per path to a maximum of four, with 90 percent of interconnects using only two antifuses.

3.11 Timing Characteristics

Device timing characteristics fall into three categories: family-dependent, device-dependent, and design-dependent. The input and output buffer characteristics are common to all MX devices. Internal routing delays are device-dependent; actual delays are not determined until after place-and-route of the user's design is complete. Delay values may then be determined by using the Designer software utility or by performing simulation with post-layout delays.

3.11.1 Critical Nets and Typical Nets


Propagation delays are expressed only for typical nets, which are used for initial design performance evaluation. Critical net delays can then be applied to the most timing critical paths. Critical nets are determined by net property assignment in Microsemi's Designer software prior to placement and routing. Up to 6% of the nets in a design may be designated as critical.

3.11.2 Long Tracks

Some nets in the design use long tracks, which are special routing resources that span multiple rows, columns, or modules. Long tracks employ three and sometimes four antifuse connections, which increase capacitance and resistance, resulting in longer net delays for macros connected to long tracks. Typically, up to 6 percent of nets in a fully utilized device require long tracks. Long tracks add

Table 31 • 40MX Temperature and Voltage Derating Factors (Normalized to $T_J = 25^\circ\text{C}$, $V_{CC} = 3.3\text{ V}$)

| | | Temperature | | | | | | |
|--------------|-------|-------------|------|------|------|------|-------|--|
| 40MX Voltage | -55°C | -40°C | 0°C | 25°C | 70°C | 85°C | 125°C | |
| 3.60 | 0.83 | 0.85 | 0.92 | 0.96 | 1.14 | 1.25 | 1.53 | |

Figure 37 • 40MX Junction Temperature and Voltage Derating Curves (Normalized to $T_J = 25^\circ\text{C}$, $V_{CC} = 3.3\text{ V}$)

Note: This derating factor applies to all routing and propagation delays

3.11.5 PCI System Timing Specification

The following tables list the critical PCI timing parameters and the corresponding timing parameters for the MX PCI-compliant devices.

3.11.6 PCI Models

Microsemi provides synthesizable VHDL and Verilog-HDL models for a PCI Target interface, a PCI Target and Target+DMA Master interface. Contact the Microsemi sales representative for more details.

Table 32 • Clock Specification for 33 MHz PCI

| Symbol | Parameter | PCI | | A42MX24 | | A42MX36 | | Units |
|------------|----------------|------|------|---------|------|---------|------|-------|
| | | Min. | Max. | Min. | Max. | Min. | Max. | |
| t_{CYC} | CLK Cycle Time | 30 | — | 4.0 | — | 4.0 | — | ns |
| t_{HIGH} | CLK High Time | 11 | — | 1.9 | — | 1.9 | — | ns |
| t_{LOW} | CLK Low Time | 11 | — | 1.9 | — | 1.9 | — | ns |

Table 33 • Timing Parameters for 33 MHz PCI

| Symbol | Parameter | PCI | | A42MX24 | | A42MX36 | | Units |
|----------------|--|-------|------|---------|---------|---------|---------|-------|
| | | Min. | Max. | Min. | Max. | Min. | Max. | |
| t_{VAL} | CLK to Signal Valid—Bused Signals | 2 | 11 | 2.0 | 9.0 | 2.0 | 9.0 | ns |
| $t_{VAL(PTP)}$ | CLK to Signal Valid—Point-to-Point | 2^2 | 12 | 2.0 | 9.0 | 2.0 | 9.0 | ns |
| t_{ON} | Float to Active | 2 | — | 2.0 | 4.0 | 2.0 | 4.0 | ns |
| t_{OFF} | Active to Float | — | 28 | — | 8.3^1 | — | 8.3^1 | ns |
| t_{SU} | Input Set-Up Time to CLK—Bused Signals | 7 | — | 1.5 | — | 1.5 | — | ns |

Table 37 • A40MX04 Timing Characteristics (Nominal 3.3 V Operation) (continued)(Worst-Case Commercial Conditions, VCC = 3.0 V, TJ = 70°C)

| Parameter / Description | -3 Speed | | -2 Speed | | -1 Speed | | Std Speed | | -F Speed | | Units |
|---|-----------------|-------------|-----------------|-------------|-----------------|-------------|------------------|-------------|-----------------|-------------|--------------|
| | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | |
| t _{WCLKA} Flip-Flop (Latch) Clock Active Pulse Width | 4.6 | | 5.3 | | 5.6 | | 7.0 | | 9.8 | | ns |
| t _{WASYN} Flip-Flop (Latch) Asynchronous Pulse Width | 4.6 | | 5.3 | | 5.6 | | 7.0 | | 9.8 | | ns |
| t _A Flip-Flop Clock Input Period | 6.8 | | 7.8 | | 8.9 | | 10.4 | | 14.6 | | ns |
| f _{MAX} Flip-Flop (Latch) Clock Frequency (FO = 128) | | 109 | | 101 | | 92 | | 80 | | 48 | MHz |
| Input Module Propagation Delays | | | | | | | | | | | |
| t _{I_{NYH}} Pad-to-Y HIGH | | 1.0 | | 1.1 | | 1.3 | | 1.5 | | 2.1 | ns |
| t _{I_{NYL}} Pad-to-Y LOW | | 0.9 | | 1.0 | | 1.1 | | 1.3 | | 1.9 | ns |

Table 40 • A42MX16 Timing Characteristics (Nominal 5.0 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 4.75 V, TJ = 70°C)

| Parameter / Description | -3 Speed | | -2 Speed | | -1 Speed | | Std Speed | | -F Speed | | Units |
|--|--|----------|----------|------|----------|------|-----------|------|----------|------|--------|
| | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | |
| t _{RD3} | FO = 3 Routing Delay | | 1.3 | | 1.4 | | 1.6 | | 1.9 | | 2.7 ns |
| t _{RD4} | FO = 4 Routing Delay | | 1.6 | | 1.7 | | 2.0 | | 2.3 | | 3.2 ns |
| t _{RD8} | FO = 8 Routing Delay | | 2.6 | | 2.9 | | 3.2 | | 3.8 | | 5.3 ns |
| Logic Module Sequential Timing^{3,4} | | | | | | | | | | | |
| t _{SUD} | Flip-Flop (Latch) Data Input Set-Up | | 0.3 | | 0.4 | | 0.4 | | 0.5 | | 0.7 ns |
| t _{HD} | Flip-Flop (Latch) Data Input Hold | 0.0 | | 0.0 | | 0.0 | | 0.0 | | 0.0 | ns |
| t _{SUENA} | Flip-Flop (Latch) Enable Set-Up | 0.7 | | 0.8 | | 0.9 | | 1.0 | | 1.4 | ns |
| t _{HENA} | Flip-Flop (Latch) Enable Hold | 0.0 | | 0.0 | | 0.0 | | 0.0 | | 0.0 | ns |
| t _{WCLKA} | Flip-Flop (Latch) Clock Active Pulse Width | 3.4 | | 3.8 | | 4.3 | | 5.0 | | 7.1 | ns |
| t _{WASYN} | Flip-Flop (Latch) Asynchronous Pulse Width | 4.5 | | 5.0 | | 5.6 | | 6.6 | | 9.2 | ns |
| t _A | Flip-Flop Clock Input Period | 6.8 | | 7.6 | | 8.6 | | 10.1 | | 14.1 | ns |
| t _{INH} | Input Buffer Latch Hold | 0.0 | | 0.0 | | 0.0 | | 0.0 | | 0.0 | ns |
| t _{INSU} | Input Buffer Latch Set-Up | 0.5 | | 0.5 | | 0.6 | | 0.7 | | 1.0 | ns |
| t _{OUTH} | Output Buffer Latch Hold | 0.0 | | 0.0 | | 0.0 | | 0.0 | | 0.0 | ns |
| t _{OUTSU} | Output Buffer Latch Set-Up | 0.5 | | 0.5 | | 0.6 | | 0.7 | | 1.0 | ns |
| f _{MAX} | Flip-Flop (Latch) Clock Frequency | 215 | | 195 | | 179 | | 156 | | 94 | MHz |
| Input Module Propagation Delays | | | | | | | | | | | |
| t _{INYH} | Pad-to-Y HIGH | | 1.1 | | 1.2 | | 1.3 | | 1.6 | | 2.2 ns |
| t _{INYL} | Pad-to-Y LOW | | 0.8 | | 0.9 | | 1.0 | | 1.2 | | 1.7 ns |
| t _{INGH} | G to Y HIGH | | 1.4 | | 1.6 | | 1.8 | | 2.1 | | 2.9 ns |
| t _{INGL} | G to Y LOW | | 1.4 | | 1.6 | | 1.8 | | 2.1 | | 2.9 ns |
| Input Module Predicted Routing Delays² | | | | | | | | | | | |
| t _{IRD1} | FO = 1 Routing Delay | | 1.8 | | 2.0 | | 2.3 | | 2.7 | | 4.0 ns |
| t _{IRD2} | FO = 2 Routing Delay | | 2.1 | | 2.3 | | 2.6 | | 3.1 | | 4.3 ns |
| t _{IRD3} | FO = 3 Routing Delay | | 2.3 | | 2.6 | | 3.0 | | 3.5 | | 4.9 ns |
| t _{IRD4} | FO = 4 Routing Delay | | 2.6 | | 3.0 | | 3.3 | | 3.9 | | 5.4 ns |
| t _{IRD8} | FO = 8 Routing Delay | | 3.6 | | 4.0 | | 4.6 | | 5.4 | | 7.5 ns |
| Global Clock Network | | | | | | | | | | | |
| t _{CKH} | Input LOW to HIGH | FO = 32 | 2.6 | | 2.9 | | 3.3 | | 3.9 | | 5.4 ns |
| | | FO = 384 | 2.9 | | 3.2 | | 3.6 | | 4.3 | | 6.0 ns |
| t _{CKL} | Input HIGH to LOW | FO = 32 | 3.8 | | 4.2 | | 4.8 | | 5.6 | | 7.8 ns |
| | | FO = 384 | 4.5 | | 5.0 | | 5.6 | | 6.6 | | 9.2 ns |
| t _{PWH} | Minimum Pulse Width HIGH | FO = 32 | 3.2 | | 3.5 | | 4.0 | | 4.7 | | 6.6 ns |
| | | FO = 384 | 3.7 | | 4.1 | | 4.6 | | 5.4 | | 7.6 ns |

Table 40 • A42MX16 Timing Characteristics (Nominal 5.0 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 4.75 V, T_J = 70°C)

| Parameter / Description | | -3 Speed | | -2 Speed | | -1 Speed | | Std Speed | | -F Speed | | Units |
|--------------------------------|--------------------------------|-----------------|-------------|-----------------|-------------|-----------------|-------------|------------------|-------------|-----------------|-------------|--------------|
| | | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | |
| t_{PWL} | Minimum Pulse Width LOW | FO = 32 | 3.2 | 3.5 | 4.0 | 4.7 | 6.6 | ns | | | | |
| | | FO = 384 | 3.7 | 4.1 | 4.6 | 5.4 | 7.6 | ns | | | | |
| t_{CKSW} | Maximum Skew | FO = 32 | | 0.3 | 0.4 | 0.4 | 0.5 | 0.5 | 0.7 | ns | | |
| | | FO = 384 | | 0.3 | 0.4 | 0.4 | 0.5 | 0.5 | 0.7 | ns | | |
| t_{SUEXT} | Input Latch External Set-Up | FO = 32 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | ns | | |
| | | FO = 384 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | ns | | |
| t_{HEXT} | Input Latch External Hold | FO = 32 | 2.8 | 3.1 | 5.5 | 4.1 | 5.7 | ns | | | | |
| | | FO = 384 | 3.2 | 3.5 | 4.0 | 4.7 | 6.6 | ns | | | | |
| t_P | Minimum Period | FO = 32 | 4.2 | 4.67 | 5.1 | 5.8 | 9.7 | ns | | | | |
| | | FO = 384 | 4.6 | 5.1 | 5.6 | 6.4 | 10.7 | ns | | | | |
| f_{MAX} | Maximum Frequency | FO = 32 | | 237 | 215 | 198 | 172 | 103 | MHz | | | |
| | | FO = 384 | | 215 | 195 | 179 | 156 | 94 | MHz | | | |

Table 41 • A42MX16 Timing Characteristics (Nominal 3.3 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 3.0 V, TJ = 70°C)

| Parameter / Description | -3 Speed | | -2 Speed | | -1 Speed | | Std Speed | | -F Speed | | Units |
|--|----------|------|----------|------|----------|------|-----------|-------|----------|------|-------|
| | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | |
| t _{PWL} Minimum Pulse Width LOW | FO = 32 | 5.3 | 5.9 | 6.7 | 7.8 | 11.0 | ns | | | | |
| | FO = 384 | 6.2 | 6.9 | 7.9 | 9.2 | 12.9 | ns | | | | |
| t _{CKSW} Maximum Skew | FO = 32 | | 0.5 | 0.5 | 0.6 | 0.7 | 1.0 | ns | | | |
| | FO = 384 | | 2.2 | 2.4 | 2.7 | 3.2 | 4.5 | ns | | | |
| t _{SUEXT} Input Latch External Set-Up | FO = 32 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | ns | | | |
| | FO = 384 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | ns | | | |
| t _{HEXT} Input Latch External Hold | FO = 32 | 3.9 | 4.3 | 4.9 | 5.7 | 8.0 | ns | | | | |
| | FO = 384 | 4.5 | 4.9 | 5.6 | 6.6 | 9.2 | ns | | | | |
| t _P Minimum Period | FO = 32 | 7.0 | 7.8 | 8.4 | 9.7 | 16.2 | ns | | | | |
| | FO = 384 | 7.7 | 8.6 | 9.3 | 10.7 | 17.8 | ns | | | | |
| f _{MAX} Maximum Frequency | FO = 32 | | 142 | 129 | 119 | 103 | 62 | MHz | | | |
| | FO = 384 | | 129 | 117 | 108 | 94 | 56 | MHz | | | |
| TTL Output Module Timing⁵ | | | | | | | | | | | |
| t _{DLH} Data-to-Pad HIGH | | | 3.5 | 3.9 | 4.4 | 5.2 | 7.3 | ns | | | |
| t _{DHL} Data-to-Pad LOW | | | 4.1 | 4.6 | 5.2 | 6.1 | 8.6 | ns | | | |
| t _{ENZH} Enable Pad Z to HIGH | | | 3.8 | 4.2 | 4.8 | 5.6 | 7.8 | ns | | | |
| t _{ENZL} Enable Pad Z to LOW | | | 4.2 | 4.6 | 5.3 | 6.2 | 8.7 | ns | | | |
| t _{ENHZ} Enable Pad HIGH to Z | | | 7.6 | 8.4 | 9.5 | 11.2 | 15.7 | ns | | | |
| t _{ENLZ} Enable Pad LOW to Z | | | 7.0 | 7.8 | 8.8 | 10.4 | 14.5 | ns | | | |
| t _{GLH} G-to-Pad HIGH | | | 4.8 | 5.3 | 6.0 | 7.2 | 10.0 | ns | | | |
| t _{GHL} G-to-Pad LOW | | | 4.8 | 5.3 | 6.0 | 7.2 | 10.0 | ns | | | |
| t _{LCO} I/O Latch Clock-to-Out (Pad-to-Pad), 64 Clock Loading | | | 8.0 | 8.9 | 10.1 | 11.9 | 16.7 | ns | | | |
| t _{ACO} Array Clock-to-Out (Pad-to-Pad), 64 Clock Loading | | | 11.3 | 12.5 | 14.2 | 16.7 | 23.3 | ns | | | |
| d _{TLH} Capacitive Loading, LOW to HIGH | | | 0.04 | 0.04 | 0.05 | 0.06 | 0.08 | ns/pF | | | |
| d _{THL} Capacitive Loading, HIGH to LOW | | | 0.05 | 0.05 | 0.06 | 0.07 | 0.10 | ns/pF | | | |
| CMOS Output Module Timing⁵ | | | | | | | | | | | |
| t _{DLH} Data-to-Pad HIGH | | | 4.5 | 5.0 | 5.6 | 6.6 | 9.3 | ns | | | |
| t _{DHL} Data-to-Pad LOW | | | 3.4 | 3.8 | 4.3 | 5.1 | 7.1 | ns | | | |
| t _{ENZH} Enable Pad Z to HIGH | | | 3.8 | 4.2 | 4.8 | 5.6 | 7.8 | ns | | | |
| t _{ENZL} Enable Pad Z to LOW | | | 4.2 | 4.6 | 5.3 | 6.2 | 8.7 | ns | | | |
| t _{ENHZ} Enable Pad HIGH to Z | | | 7.6 | 8.4 | 9.5 | 11.2 | 15.7 | ns | | | |
| t _{ENLZ} Enable Pad LOW to Z | | | 7.0 | 7.8 | 8.8 | 10.4 | 14.5 | ns | | | |
| t _{GLH} G-to-Pad HIGH | | | 7.1 | 7.9 | 8.9 | 10.5 | 14.7 | ns | | | |
| t _{GHL} G-to-Pad LOW | | | 7.1 | 7.9 | 8.9 | 10.5 | 14.7 | ns | | | |
| t _{LCO} I/O Latch Clock-to-Out (Pad-to-Pad), 64 Clock Loading | | | 8.0 | 8.9 | 10.1 | 11.9 | 16.7 | ns | | | |

Table 44 • A42MX36 Timing Characteristics (Nominal 5.0 V Operation)(Worst-Case Commercial Conditions, VCCA = 4.75 V, TJ = 70°C)

| Parameter / Description | | -3 Speed | | -2 Speed | | -1 Speed | | Std Speed | | -F Speed | | Units |
|--|-------------------------------------|----------|------|----------|------|----------|------|-----------|------|----------|------|-------|
| | | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | |
| Asynchronous SRAM Operations | | | | | | | | | | | | |
| t _{RPD} | Asynchronous Access Time | | 8.1 | | 9.0 | | 10.2 | | 12.0 | | 16.8 | ns |
| t _{RDADV} | Read Address Valid | | 8.8 | | 9.8 | | 11.1 | | 13.0 | | 18.2 | ns |
| t _{ADSU} | Address/Data Set-Up Time | | 1.6 | | 1.8 | | 2.0 | | 2.4 | | 3.4 | ns |
| t _{ADH} | Address/Data Hold Time | | 0.0 | | 0.0 | | 0.0 | | 0.0 | | 0.0 | ns |
| t _{RENSUA} | Read Enable Set-Up to Address Valid | 0.6 | | 0.7 | | 0.8 | | 0.9 | | 1.3 | | ns |
| t _{RENHA} | Read Enable Hold | | 3.4 | | 3.8 | | 4.3 | | 5.0 | | 7.0 | ns |
| t _{WENSU} | Write Enable Set-Up | | 2.7 | | 3.0 | | 3.4 | | 4.0 | | 5.6 | ns |
| t _{WENH} | Write Enable Hold | | 0.0 | | 0.0 | | 0.0 | | 0.0 | | 0.0 | ns |
| t _{DOH} | Data Out Hold Time | | 1.2 | | 1.3 | | 1.5 | | 1.8 | | 2.5 | ns |
| Input Module Propagation Delays | | | | | | | | | | | | |
| t _{INPY} | Input Data Pad-to-Y | | 1.0 | | 1.1 | | 1.3 | | 1.5 | | 2.1 | ns |
| t _{INGO} | Input Latch Gate-to-Output | | 1.4 | | 1.6 | | 1.8 | | 2.1 | | 2.9 | ns |
| t _{INH} | Input Latch Hold | | 0.0 | | 0.0 | | 0.0 | | 0.0 | | 0.0 | ns |
| t _{INSU} | Input Latch Set-Up | | 0.5 | | 0.5 | | 0.6 | | 0.7 | | 1.0 | ns |
| t _{ILA} | Latch Active Pulse Width | | 4.7 | | 5.2 | | 5.9 | | 6.9 | | 9.7 | ns |
| Input Module Predicted Routing Delays² | | | | | | | | | | | | |
| t _{IRD1} | FO = 1 Routing Delay | | 2.0 | | 2.2 | | 2.5 | | 2.9 | | 4.1 | ns |
| t _{IRD2} | FO = 2 Routing Delay | | 2.3 | | 2.6 | | 2.9 | | 3.4 | | 4.8 | ns |
| t _{IRD3} | FO = 3 Routing Delay | | 2.6 | | 2.9 | | 3.3 | | 3.9 | | 5.5 | ns |
| t _{IRD4} | FO = 4 Routing Delay | | 3.0 | | 3.3 | | 3.8 | | 4.4 | | 6.2 | ns |
| t _{IRD8} | FO = 8 Routing Delay | | 4.3 | | 4.8 | | 5.5 | | 6.4 | | 9.0 | ns |
| Global Clock Network | | | | | | | | | | | | |
| t _{CKH} | Input LOW to HIGH | FO = 32 | 2.7 | | 3.0 | | 3.4 | | 4.0 | | 5.6 | ns |
| | | FO = 635 | 3.0 | | 3.3 | | 3.8 | | 4.4 | | 6.2 | ns |
| t _{CKL} | Input HIGH to LOW | FO = 32 | 3.8 | | 4.2 | | 4.8 | | 5.6 | | 7.8 | ns |
| | | FO = 635 | 4.9 | | 5.4 | | 6.1 | | 7.2 | | 10.1 | ns |
| t _{PWH} | Minimum Pulse Width HIGH | FO = 32 | 1.8 | | 2.0 | | 2.2 | | 2.6 | | 3.6 | ns |
| | | FO = 635 | 2.0 | | 2.2 | | 2.5 | | 2.9 | | 4.1 | ns |
| t _{PWL} | Minimum Pulse Width LOW | FO = 32 | 1.8 | | 2.0 | | 2.2 | | 2.6 | | 3.6 | ns |
| | | FO = 635 | 2.0 | | 2.2 | | 2.5 | | 2.9 | | 4.1 | ns |
| t _{CKSW} | Maximum Skew | FO = 32 | 0.8 | | 0.8 | | 0.9 | | 1.0 | | 1.4 | ns |
| | | FO = 635 | 0.8 | | 0.8 | | 0.9 | | 1.0 | | 1.4 | ns |

Table 44 • A42MX36 Timing Characteristics (Nominal 5.0 V Operation)(Worst-Case Commercial Conditions, VCCA = 4.75 V, TJ = 70°C)

| Parameter / Description | -3 Speed | | -2 Speed | | -1 Speed | | Std Speed | | -F Speed | | Units |
|--|---|------|----------|------|----------|------|-----------|------|----------|------|------------|
| | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | |
| CMOS Output Module Timing⁵ | | | | | | | | | | | |
| t _{DLH} | Data-to-Pad HIGH | | 3.5 | | 3.9 | | 4.5 | | 5.2 | | 7.3 ns |
| t _{DHL} | Data-to-Pad LOW | | 2.5 | | 2.7 | | 3.1 | | 3.6 | | 5.1 ns |
| t _{ENZH} | Enable Pad Z to HIGH | | 2.7 | | 3.0 | | 3.3 | | 3.9 | | 5.5 ns |
| t _{ENZL} | Enable Pad Z to LOW | | 2.9 | | 3.3 | | 3.7 | | 4.3 | | 6.1 ns |
| t _{ENHZ} | Enable Pad HIGH to Z | | 5.3 | | 5.8 | | 6.6 | | 7.8 | | 10.9 ns |
| t _{ENLZ} | Enable Pad LOW to Z | | 4.9 | | 5.5 | | 6.2 | | 7.3 | | 10.2 ns |
| t _{GLH} | G-to-Pad HIGH | | 5.0 | | 5.6 | | 6.3 | | 7.5 | | 10.4 ns |
| t _{GHL} | G-to-Pad LOW | | 5.0 | | 5.6 | | 6.3 | | 7.5 | | 10.4 ns |
| t _{LSU} | I/O Latch Set-Up | 0.5 | | 0.5 | | 0.6 | | 0.7 | | 1.0 | ns |
| t _{LH} | I/O Latch Hold | 0.0 | | 0.0 | | 0.0 | | 0.0 | | 0.0 | ns |
| t _{LCO} | I/O Latch Clock-to-Out (Pad-to-Pad) 32 I/O | | 5.7 | | 6.3 | | 7.1 | | 8.4 | | 11.8 ns |
| t _{ACO} | Array Latch Clock-to-Out (Pad-to-Pad) 32 I/O | | 7.8 | | 8.6 | | 9.8 | | 11.5 | | 16.1 ns |
| d _{TLH} | Capacitive Loading, LOW to HIGH | | 0.07 | | 0.08 | | 0.09 | | 0.10 | | 0.14 ns/pF |
| d _{THL} | Capacitive Loading, HIGH to LOW | | 0.07 | | 0.08 | | 0.09 | | 0.10 | | 0.14 ns/pF |

1. For dual-module macros, use $t_{PD1} + t_{RD1} + t_{PDn}$, $t_{CO} + t_{RD1} + t_{PDn}$, or $t_{PD1} + t_{RD1} + t_{SUD}$, whichever is appropriate.
2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.
3. Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the Timer utility.
4. Set-up and hold timing parameters for the Input Buffer Latch are defined with respect to the PAD and the D input. External setup/hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the G input subtracts (adds) to the internal setup (hold) time.
5. Delays based on 35 pF loading.

Table 45 • A42MX36 Timing Characteristics (Nominal 3.3 V Operation) (Worst-Case Commercial Conditions, VCCA = 3.0 V, TJ = 70°C)

| Parameter / Description | -3 Speed | | -2 Speed | | -1 Speed | | Std Speed | | -F Speed | | Units |
|--|------------------------------|------|----------|------|----------|------|-----------|------|----------|------|-------|
| | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | |
| Logic Module Combinatorial Functions¹ | | | | | | | | | | | |
| t _{PD} | Internal Array Module Delay | 1.9 | | 2.1 | | 2.3 | | 2.7 | | 3.8 | ns |
| t _{PDD} | Internal Decode Module Delay | 2.2 | | 2.5 | | 2.8 | | 3.3 | | 4.7 | ns |
| Logic Module Predicted Routing Delays² | | | | | | | | | | | |
| t _{RD1} | FO = 1 Routing Delay | 1.3 | | 1.5 | | 1.7 | | 2.0 | | 2.7 | ns |
| t _{RD2} | FO = 2 Routing Delay | 1.8 | | 2.0 | | 2.3 | | 2.7 | | 3.7 | ns |
| t _{RD3} | FO = 3 Routing Delay | 2.3 | | 2.5 | | 2.8 | | 3.4 | | 4.7 | ns |
| t _{RD4} | FO = 4 Routing Delay | 2.8 | | 3.1 | | 3.5 | | 4.1 | | 5.7 | ns |

Table 45 • A42MX36 Timing Characteristics (Nominal 3.3 V Operation) (continued)(Worst-Case Commercial Conditions, VCCA = 3.0 V, TJ = 70°C)

| Parameter / Description | | -3 Speed | | -2 Speed | | -1 Speed | | Std Speed | | -F Speed | |
|--|-------------------------------------|-----------------|-------------|-----------------|-------------|-----------------|-------------|------------------|-------------|-----------------|-------------|
| | | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |
| Synchronous SRAM Operations (continued) | | | | | | | | | | | |
| t _{ADH} | Address/Data Hold Time | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | ns | |
| t _{RENSU} | Read Enable Set-Up | 0.9 | 1.0 | 1.1 | 1.3 | 1.8 | ns | | | | |
| t _{RENH} | Read Enable Hold | 4.8 | 5.3 | 6.0 | 7.0 | 9.8 | ns | | | | |
| t _{WENSU} | Write Enable Set-Up | 3.8 | 4.2 | 4.8 | 5.6 | 7.8 | ns | | | | |
| t _{WENH} | Write Enable Hold | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | ns | | | | |
| t _{BENS} | Block Enable Set-Up | 3.9 | 4.3 | 4.9 | 5.7 | 8.0 | ns | | | | |
| t _{BENH} | Block Enable Hold | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | ns | | | | |
| Asynchronous SRAM Operations | | | | | | | | | | | |
| t _{RPD} | Asynchronous Access Time | 11.3 | 12.6 | 14.3 | 16.8 | 23.5 | ns | | | | |
| t _{RDADV} | Read Address Valid | 12.3 | 13.7 | 15.5 | 18.2 | 25.5 | ns | | | | |
| t _{ADSU} | Address/Data Set-Up Time | 2.3 | 2.5 | 2.8 | 3.4 | 4.8 | ns | | | | |
| t _{ADH} | Address/Data Hold Time | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | ns | | | | |
| t _{RENSUA} | Read Enable Set-Up to Address Valid | 0.9 | 1.0 | 1.1 | 1.3 | 1.8 | ns | | | | |
| t _{RENHA} | Read Enable Hold | 4.8 | 5.3 | 6.0 | 7.0 | 9.8 | ns | | | | |
| t _{WENSU} | Write Enable Set-Up | 3.8 | 4.2 | 4.8 | 5.6 | 7.8 | ns | | | | |
| t _{WENH} | Write Enable Hold | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | ns | | | | |
| t _{DOH} | Data Out Hold Time | 1.8 | 2.0 | 2.1 | 2.5 | 3.5 | ns | | | | |
| Input Module Propagation Delays | | | | | | | | | | | |
| t _{INPY} | Input Data Pad-to-Y | 1.4 | 1.6 | 1.8 | 2.1 | 3.0 | ns | | | | |
| t _{INGO} | Input Latch Gate-to-Output | 2.0 | 2.2 | 2.5 | 2.9 | 4.1 | ns | | | | |
| t _{INH} | Input Latch Hold | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | ns | | | | |
| t _{INSU} | Input Latch Set-Up | 0.7 | 0.7 | 0.8 | 1.0 | 1.4 | ns | | | | |
| t _{ILA} | Latch Active Pulse Width | 6.5 | 7.3 | 8.2 | 9.7 | 13.5 | ns | | | | |

Clock signal to shift the Boundary Scan Test (BST) data into the device. This pin functions as an I/O when "Reserve JTAG" is not checked in the Designer Software. BST pins are only available in A42MX24 and A42MX36 devices.

TDI, I/OTest Data In

Serial data input for BST instructions and data. Data is shifted in on the rising edge of TCK. This pin functions as an I/O when "Reserve JTAG" is not checked in the Designer Software. BST pins are only available in A42MX24 and A42MX36 devices.

TDO, I/OTest Data Out

Serial data output for BST instructions and test data. This pin functions as an I/O when "Reserve JTAG" is not checked in the Designer Software. BST pins are only available in A42MX24 and A42MX36 devices.

TMS, I/OTest Mode Select

The TMS pin controls the use of the IEEE 1149.1 Boundary Scan pins (TCK, TDI, TDO). In flexible mode when the TMS pin is set LOW, the TCK, TDI and TDO pins are boundary scan pins. Once the boundary scan pins are in test mode, they will remain in that mode until the internal boundary scan state machine reaches the "logic reset" state. At this point, the boundary scan pins will be released and will function as regular I/O pins. The "logic reset" state is reached 5 TCK cycles after the TMS pin is set HIGH. In dedicated test mode, TMS functions as specified in the IEEE 1149.1 specifications. IEEE JTAG specification recommends a 10kΩ pull-up resistor on the pin. BST pins are only available in A42MX24 and A42MX36 devices.

VCC, Supply Voltage

Input supply voltage for 40MX devices

VCCA, Supply Voltage

Supply voltage for array in 42MX devices

VCCI, Supply Voltage

Supply voltage for I/Os in 42MX devices

WD, IOWide Decode Output

When a wide decode module is used in a 42MX device this pin can be used as a dedicated output from the wide decode module. This direct connection eliminates additional interconnect delays associated with regular logic modules. To implement the direct I/O connection, connect an output buffer of any type to the output of the wide decode macro and place this output on one of the reserved WD pins.

Table 53 • PQ208

| PQ208 | Pin Number | A42MX16 Function | A42MX24 Function | A42MX36 Function |
|--------------|-------------------|-------------------------|-------------------------|-------------------------|
| | 21 | I/O | I/O | I/O |
| | 22 | GND | GND | GND |
| | 23 | I/O | I/O | I/O |
| | 24 | I/O | I/O | I/O |
| | 25 | I/O | I/O | I/O |
| | 26 | I/O | I/O | I/O |
| | 27 | GND | GND | GND |
| | 28 | VCCI | VCCI | VCCI |
| | 29 | VCCA | VCCA | VCCA |
| | 30 | I/O | I/O | I/O |
| | 31 | I/O | I/O | I/O |
| | 32 | VCCA | VCCA | VCCA |
| | 33 | I/O | I/O | I/O |
| | 34 | I/O | I/O | I/O |
| | 35 | I/O | I/O | I/O |
| | 36 | I/O | I/O | I/O |
| | 37 | I/O | I/O | I/O |
| | 38 | I/O | I/O | I/O |
| | 39 | I/O | I/O | I/O |
| | 40 | I/O | I/O | I/O |
| | 41 | NC | I/O | I/O |
| | 42 | NC | I/O | I/O |
| | 43 | NC | I/O | I/O |
| | 44 | I/O | I/O | I/O |
| | 45 | I/O | I/O | I/O |
| | 46 | I/O | I/O | I/O |
| | 47 | I/O | I/O | I/O |
| | 48 | I/O | I/O | I/O |
| | 49 | I/O | I/O | I/O |
| | 50 | NC | I/O | I/O |
| | 51 | NC | I/O | I/O |
| | 52 | GND | GND | GND |
| | 53 | GND | GND | GND |
| | 54 | I/O | TMS, I/O | TMS, I/O |
| | 55 | I/O | TDI, I/O | TDI, I/O |
| | 56 | I/O | I/O | I/O |
| | 57 | I/O | WD, I/O | WD, I/O |

Table 53 • PQ208

| PQ208 | Pin Number | A42MX16 Function | A42MX24 Function | A42MX36 Function |
|--------------|-------------------|-------------------------|-------------------------|-------------------------|
| | 58 | I/O | WD, I/O | WD, I/O |
| | 59 | I/O | I/O | I/O |
| | 60 | VCCI | VCCI | VCCI |
| | 61 | NC | I/O | I/O |
| | 62 | NC | I/O | I/O |
| | 63 | I/O | I/O | I/O |
| | 64 | I/O | I/O | I/O |
| | 65 | I/O | I/O | QCLKA, I/O |
| | 66 | I/O | WD, I/O | WD, I/O |
| | 67 | NC | WD, I/O | WD, I/O |
| | 68 | NC | I/O | I/O |
| | 69 | I/O | I/O | I/O |
| | 70 | I/O | WD, I/O | WD, I/O |
| | 71 | I/O | WD, I/O | WD, I/O |
| | 72 | I/O | I/O | I/O |
| | 73 | I/O | I/O | I/O |
| | 74 | I/O | I/O | I/O |
| | 75 | I/O | I/O | I/O |
| | 76 | I/O | I/O | I/O |
| | 77 | I/O | I/O | I/O |
| | 78 | GND | GND | GND |
| | 79 | VCCA | VCCA | VCCA |
| | 80 | NC | VCCI | VCCI |
| | 81 | I/O | I/O | I/O |
| | 82 | I/O | I/O | I/O |
| | 83 | I/O | I/O | I/O |
| | 84 | I/O | I/O | I/O |
| | 85 | I/O | WD, I/O | WD, I/O |
| | 86 | I/O | WD, I/O | WD, I/O |
| | 87 | I/O | I/O | I/O |
| | 88 | I/O | I/O | I/O |
| | 89 | NC | I/O | I/O |
| | 90 | NC | I/O | I/O |
| | 91 | I/O | I/O | QCLKB, I/O |
| | 92 | I/O | I/O | I/O |
| | 93 | I/O | WD, I/O | WD, I/O |
| | 94 | I/O | WD, I/O | WD, I/O |

Table 56 • VQ100

| VQ100 | | |
|------------|------------------|------------------|
| Pin Number | A42MX09 Function | A42MX16 Function |
| 21 | I/O | I/O |
| 22 | I/O | I/O |
| 23 | I/O | I/O |
| 24 | I/O | I/O |
| 25 | I/O | I/O |
| 26 | I/O | I/O |
| 27 | I/O | I/O |
| 28 | I/O | I/O |
| 29 | I/O | I/O |
| 30 | I/O | I/O |
| 31 | I/O | I/O |
| 32 | GND | GND |
| 33 | I/O | I/O |
| 34 | I/O | I/O |
| 35 | I/O | I/O |
| 36 | I/O | I/O |
| 37 | I/O | I/O |
| 38 | VCCA | VCCA |
| 39 | I/O | I/O |
| 40 | I/O | I/O |
| 41 | I/O | I/O |
| 42 | I/O | I/O |
| 43 | I/O | I/O |
| 44 | GND | GND |
| 45 | I/O | I/O |
| 46 | I/O | I/O |
| 47 | I/O | I/O |
| 48 | I/O | I/O |
| 49 | I/O | I/O |
| 50 | SDO, I/O | SDO, I/O |
| 51 | I/O | I/O |
| 52 | I/O | I/O |
| 53 | I/O | I/O |
| 54 | I/O | I/O |
| 55 | GND | GND |
| 56 | I/O | I/O |

Table 57 • TQ176

| TQ176 | Pin Number | A42MX09 Function | A42MX16 Function | A42MX24 Function |
|--------------|-------------------|-------------------------|-------------------------|-------------------------|
| 158 | | CLKB, I/O | CLKB, I/O | CLKB, I/O |
| 159 | | I/O | I/O | I/O |
| 160 | | PRB, I/O | PRB, I/O | PRB, I/O |
| 161 | | NC | I/O | WD, I/O |
| 162 | | I/O | I/O | WD, I/O |
| 163 | | I/O | I/O | I/O |
| 164 | | I/O | I/O | I/O |
| 165 | | NC | NC | WD, I/O |
| 166 | | NC | I/O | WD, I/O |
| 167 | | I/O | I/O | I/O |
| 168 | | NC | I/O | I/O |
| 169 | | I/O | I/O | I/O |
| 170 | | NC | VCCI | VCCI |
| 171 | | I/O | I/O | WD, I/O |
| 172 | | I/O | I/O | WD, I/O |
| 173 | | NC | I/O | I/O |
| 174 | | I/O | I/O | I/O |
| 175 | | DCLK, I/O | DCLK, I/O | DCLK, I/O |
| 176 | | I/O | I/O | I/O |


Figure 49 • CQ208

Table 58 • CQ208

| CQ208 | |
|-------------------|-------------------------|
| Pin Number | A42MX36 Function |
| 111 | I/O |
| 112 | I/O |
| 113 | I/O |
| 114 | I/O |
| 115 | I/O |
| 116 | I/O |
| 117 | I/O |
| 118 | I/O |
| 119 | I/O |
| 120 | I/O |
| 121 | I/O |
| 122 | I/O |
| 123 | I/O |
| 124 | I/O |
| 125 | I/O |
| 126 | GND |
| 127 | I/O |
| 128 | TCK, I/O |
| 129 | LP |
| 130 | VCCA |
| 131 | GND |
| 132 | VCCI |
| 133 | VCCA |
| 134 | I/O |
| 135 | I/O |
| 136 | VCCA |
| 137 | I/O |
| 138 | I/O |
| 139 | I/O |
| 140 | I/O |
| 141 | I/O |
| 142 | I/O |
| 143 | I/O |
| 144 | I/O |
| 145 | I/O |
| 146 | I/O |
| 147 | I/O |

Table 59 • CQ256

| CQ256 | |
|-------------------|-------------------------|
| Pin Number | A42MX36 Function |
| 22 | I/O |
| 23 | I/O |
| 24 | I/O |
| 25 | I/O |
| 26 | VCCA |
| 27 | I/O |
| 28 | I/O |
| 29 | VCCA |
| 30 | VCCI |
| 31 | GND |
| 32 | VCCA |
| 33 | LP |
| 34 | TCK, I/O |
| 35 | I/O |
| 36 | GND |
| 37 | I/O |
| 38 | I/O |
| 39 | I/O |
| 40 | I/O |
| 41 | I/O |
| 42 | I/O |
| 43 | I/O |
| 44 | I/O |
| 45 | I/O |
| 46 | I/O |
| 47 | I/O |
| 48 | GND |
| 49 | I/O |
| 50 | I/O |
| 51 | I/O |
| 52 | I/O |
| 53 | I/O |
| 54 | I/O |
| 55 | I/O |
| 56 | I/O |
| 57 | I/O |
| 58 | I/O |

Table 61 • PG132

| PG132 | |
|-------------------|-------------------------|
| Pin Number | A42MX09 Function |
| N10 | I/O |
| M10 | I/O |
| N11 | I/O |
| L10 | I/O |
| M11 | I/O |
| N12 | SDO |
| M12 | I/O |
| L11 | I/O |
| N13 | I/O |
| M13 | I/O |
| K11 | I/O |
| L12 | I/O |
| L13 | I/O |
| K13 | I/O |
| H10 | I/O |
| J12 | I/O |
| J13 | I/O |
| H11 | I/O |
| H12 | I/O |
| H13 | VKS |
| G13 | VPP |

Table 62 • CQ172

| | |
|----|--------|
| 21 | I/O |
| 22 | GND |
| 23 | VCCI |
| 24 | VSV |
| 25 | I/O |
| 26 | I/O |
| 27 | VCC |
| 28 | I/O |
| 29 | I/O |
| 30 | I/O |
| 31 | I/O |
| 32 | GND |
| 33 | I/O |
| 34 | I/O |
| 35 | I/O |
| 36 | I/O |
| 37 | GND |
| 38 | I/O |
| 39 | I/O |
| 40 | I/O |
| 41 | I/O |
| 42 | I/O |
| 43 | I/O |
| 44 | BININ |
| 45 | BINOUT |
| 46 | I/O |
| 47 | I/O |
| 48 | I/O |
| 49 | I/O |
| 50 | VCCI |
| 51 | I/O |
| 52 | I/O |
| 53 | I/O |
| 54 | I/O |
| 55 | GND |
| 56 | I/O |
| 57 | I/O |
| 58 | I/O |
| 59 | I/O |